// -*- mode: verilog -*-
module top #(parameter param30 = (8'hbb)) (y, clk, wire0, wire1, wire2, wire3);
  output [(32'hb7):(32'h0)] y;
  input [(1'h0):(1'h0)] clk;
  input signed [(5'h11):(1'h0)] wire0;
  input signed [(4'ha):(1'h0)] wire1;
  input [(4'hd):(1'h0)] wire2;
  input [(4'h8):(1'h0)] wire3;
  wire signed [(4'hb):(1'h0)] wire27;
  wire [(5'h15):(1'h0)] wire26;
  wire [(5'h10):(1'h0)] wire25;
  wire [(5'h13):(1'h0)] wire24;
  reg signed [(4'he):(1'h0)] reg4 = (1'h0);
  reg [(2'h3):(1'h0)] reg5 = (1'h0);
  reg [(5'h14):(1'h0)] reg6 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg7 = (1'h0);
  reg [(4'hd):(1'h0)] reg8 = (1'h0);
  wire [(4'hd):(1'h0)] wire9;
  wire [(4'he):(1'h0)] wire10;
  wire signed [(2'h2):(1'h0)] wire22;
  assign y = {wire27, wire26, wire25, wire24, reg4, 
              reg5, reg6, reg7, reg8, wire9, wire10, ¬\colorbox{red!30}{wire22}¬};
  always
    @(posedge clk) begin
      reg4 <=  wire1;
      if ($unsigned((~&(8'hb2))))
        begin
          reg5 <=  reg4;
          reg6 <=  wire1;
        end
      else
        begin
          reg5 <=  ($signed(reg7) ? wire2 : reg8[(4'h8):(2'h2)]);
          reg6 <=  reg6;
        end
    end
  always @* begin
       reg7 = ((~|((wire0 & {wire3, reg4}) | $unsigned((reg4 != (8'h9d))))) <<< ((wire1[(2'h2):(2'h2)] + ((~(8'ha7)) ?
                  wire3 : $signed(wire1))) ? $unsigned(((^wire0) + $unsigned(wire3))) : (((reg5 * wire3) ?
                      wire1 : $unsigned(reg6)) ? {{reg4, wire2}} : (reg5[(1'h0):(1'h0)] ? $signed(reg4) : (~wire3)))));
       reg8 = (~^$unsigned(reg6));
  end
  assign wire9 = (((8'ha2) ?
                     wire3 : reg8[(4'h9):(4'h8)]) + $signed($signed(wire1)));
  assign wire10 = $signed($signed($unsigned((~|(wire2 ? wire0 : wire0)))));
  module11 modinst23 (.wire15(wire9), .wire16(wire3), .wire13(wire10), .wire12(wire1), .y(wire22), .wire14(wire0), .clk(clk));
  assign wire24 = $signed((wire1 ?
                      ((wire1 ? $unsigned(reg5) : ((8'hae) ? reg7 : wire9)) ?
                          ($unsigned(wire0) && $signed(¬\colorbox{red!30}{wire22}¬)) : $unsigned(reg4[(2'h3):(2'h2)])) : $unsigned(wire0)));
  assign wire25 = $unsigned($signed((~(|reg5))));
  assign wire26 = reg4[(3'h5):(1'h0)];
  assign wire27 = {(-wire0[(4'hd):(2'h2)]),
                      $signed($signed(($signed(reg4) != $unsigned((7'h41)))))};
endmodule

module module11  (y, clk, wire16, wire15, wire14, wire13, wire12);
  output wire  [(32'h40):(32'h0)] y;
  input wire  [(1'h0):(1'h0)] clk;
  input wire  [(2'h2):(1'h0)] wire16;
  input wire signed [(3'h4):(1'h0)] wire15;
  input wire signed [(5'h11):(1'h0)] wire14;
  input wire signed [(4'he):(1'h0)] wire13;
  input wire signed [(4'ha):(1'h0)] wire12;
  wire signed [(4'hf):(1'h0)] wire21;
  wire  [(4'hc):(1'h0)] wire20;
  wire  [(3'h7):(1'h0)] wire19;
  wire signed [(5'h11):(1'h0)] wire18;
  wire signed [(4'hc):(1'h0)] wire17;
  assign y = {wire21, wire20, wire19, wire18, wire17, (1'h0)};
  assign wire17 = $unsigned(wire14[(1'h1):(1'h0)]);
  assign wire18 = $unsigned(wire17);
  assign wire19 = ($signed(((^wire18[(4'hb):(2'h3)]) ^ ((8'hb9) ?
                          {(8'ha6), wire17} : $signed(wire16)))) ?
                      wire12[(2'h3):(1'h0)] : (+(+wire15[(2'h3):(2'h2)])));
  assign wire20 = (~|$signed(wire12));
  assign wire21 = (|$unsigned($signed(((-wire19) | wire15))));
endmodule