Formal Verification of High-Level Synthesis

Yann Herklotz, James D. Pollard, Nadesh Ramanathan, John Wickerson


Imperial College London



The Need to Design Hardware Accelerators

Application-specific hardware accelerators are increasingly being needed in industries.


• Using a **CPU** everywhere not always the best choice.



The Need to Design Hardware Accelerators

Application-specific hardware accelerators are increasingly being needed in industries.


- Using a CPU everywhere not always the best choice.
- Application-specific integrated circuits (ASIC) are the ideal choice, but very expensive to create.



The Need to Design Hardware Accelerators


Application-specific hardware accelerators are increasingly being needed in industries.

- Using a CPU everywhere not always the best choice.
- Application-specific integrated circuits (ASIC) are the ideal choice, but very expensive to create.
- Field-programmable gate arrays (FPGA) act as reprogrammable hardware, therefore can be made application-specific.




Where does the flexibility of FPGAs come from?

• FPGA's are programmable circuits with two main components.




Where does the flexibility of FPGAs come from?

- FPGA's are programmable circuits with two main components.
- Look up tables (LUTs) provide flexible logic gates. They are connected by configurable switches.




Where does the flexibility of FPGAs come from?


- FPGA's are programmable circuits with two main components.
- Look up tables (LUTs) provide flexible logic gates. They are connected by configurable switches.
- RAMs provide accessible storage.





 FPGAs contain LUTs and programmable interconnects.




- FPGAs contain LUTs and programmable interconnects.
- Programmed using hardware description languages.








- FPGAs contain LUTs and programmable interconnects.
- Programmed using hardware description languages.
- Simulation quite slow.




- FPGAs contain LUTs and programmable interconnects.
- Programmed using hardware description languages.
- Simulation quite slow.
- High-Level Synthesis is an alternative.




Quick to design





- FPGAs contain LUTs and programmable interconnects.
- Programmed using hardware description languages.
- Simulation quite slow.
- High-Level Synthesis is an alternative.
- Faster testing through execution.




Motivation for Formal Verification

High-level synthesis is often quite unreliable:

• We fuzzed HLS tools (Herklotz et al. [2021]) and found they failed on simple random test cases.

Tool	Run-time errors
Vivado HLS Intel i++ Bambu 0.9.7-dev LegUp 4.0	1.23% 0.4% 0.3% 0.1%


Solution



Use CompCert, a fully verified C compiler, and add an HLS backend.

6

Solution



Support for: all **control flow**, **fixedpoint**, **non-recursive functions** and **local arrays/structs/unions**.

6

Outline

Example

Verification

Results

Example: 3AC

```
int main() {
    int x[2] = {3, 6};
    int i = 1;
    return x[i];
}
```

 Example of a very simple program performing loads and stores.

Example: 3AC

- Three address code (3AC) instructions are represented as a control-flow graph (CFG).
- Each instruction links to the next one.

```
main() {
    x5 = 3
    int32[stack(0)] = x5
    x4 = 6
    int32\Gamma stack(4)] = x4
    x1 = 1
    x3 = stack(0) (int)
    x2 = int32[x3 + x1 * 4 + 0]
    return x2
```

The representation of the **finite state-machine with datapath** is abstract and called **HTL**.

```
Definition datapath := \mathbb{Z}^+ \mapsto \text{Verilog.stmnt}

Definition controllogic := \mathbb{Z}^+ \mapsto \text{Verilog.stmnt}
```

9

```
Definition datapath := Z<sup>+</sup> → Verilog.stmnt
Definition controllogic := Z<sup>+</sup> → Verilog.stmnt

Record module: Type := mkmodule {
    mod_datapath: datapath;
    mod_controllogic: controllogic;
    mod_reset: reg;
    mod_ram: ram_spec;
    ...
}.
```

```
Definition datapath := \mathbb{Z}^+ \mapsto \text{Verilog.stmnt}

Definition controllogic := \mathbb{Z}^+ \mapsto \text{Verilog.stmnt}
```

```
Record module: Type := mkmodule {
    mod_datapath: datapath;
    mod_controllogic: controllogic;
    mod_reset: reg;
    mod_ram: ram_spec;
    ...
}.
```

```
Definition datapath := Z<sup>+</sup> → Verilog.stmnt
Definition controllogic := Z<sup>+</sup> → Verilog.stmnt

Record module: Type := mkmodule {
    mod_datapath: datapath;
    mod_controllogic: controllogic;
    mod_reset: reg;
    mod_ram: ram_spec;
    ...
}.
```

```
Definition datapath := Z<sup>+</sup> → Verilog.stmnt
Definition controllogic := Z<sup>+</sup> → Verilog.stmnt

Record module: Type := mkmodule {
    mod_datapath: datapath;
    mod_controllogic: controllogic;
    mod_reset: reg;
    mod_ram: ram_spec;
    ...
}.
```

Translation from **control-flow graph** into a **finite state-machine with datapath**.

• Control-flow is translated into a finite state-machine.

- Control-flow is translated into a finite state-machine.
- Each **3AC** instructions translated into equivalent **Verilog** statements.

- Control-flow is translated into a finite state-machine.
- Each **3AC** instructions translated into equivalent **Verilog statements**.
- Call stack implemented as Verilog array.

- Control-flow is translated into a finite state-machine.
- Each **3AC** instructions translated into equivalent **Verilog statements**.
- Call stack implemented as Verilog array.
- Pointers for loads and stores translated to array addresses.

- Control-flow is translated into a finite state-machine.
- Each **3AC** instructions translated into equivalent **Verilog statements**.
- Call stack implemented as Verilog array.
- Pointers for loads and stores translated to array addresses.
 - Byte addressed to word addressed.

- ullet An HTL o HTL translation removes loads and stores.
- Replaced by accesses to a proper RAM.

```
stack[reg_5 / 4]
becomes

u_en <= ( ~ u_en);
wr_en <= 0;
addr <= reg_5 / 4;</pre>
```

- ullet An HTL o HTL translation removes loads and stores.
- Replaced by accesses to a proper RAM.

```
stack[reg_5 / 4]
becomes

u_en <= ( ~ u_en);
wr_en <= 0;
addr <= reg_5 / 4;</pre>
```

- \bullet An HTL \rightarrow HTL translation removes loads and stores.
- Replaced by accesses to a proper RAM.

```
stack[reg_5 / 4]
becomes

u_en <= ( ~ u_en);
wr_en <= 0;
addr <= reg_5 / 4;</pre>
```

- ullet An HTL o HTL translation removes loads and stores.
- Replaced by accesses to a proper **RAM**.

```
stack[reg_5 / 4]
becomes

u_en <= ( ~ u_en);
wr_en <= 0;
addr <= reg_5 / 4;</pre>
```

Translation (HTL → **Verilog)**

```
module main(reset, clk, finish, return_val);
 input [0:0] reset, clk;
  output reg [0:0] finish = 0;
  output reg [31:0] return_val = 0;
  reg [31:0] reg_3 = 0, addr = 0, d_in = 0,
             reg_5 = 0, wr_en = 0,
             state = 0, reg_2 = 0,
             reg_4 = 0, d_out = 0, reg_1 = 0;
  reg [0:0] en = 0, u_en = 0;
  reg [31:0] stack [1:0];
 // RAM interface
  always @(negedge clk)
   if ({u_en != en}) begin
     if (wr_en) stack[addr] <= d_in:</pre>
      else d_out <= stack[addr]:</pre>
      en <= u_en:
   end
```

Finally, translate the FSMD into Verilog.

Translation (HTL \rightarrow Verilog)

```
module main(reset, clk, finish, return_val);
  input [0:0] reset, clk;
  output reg [0:0] finish = 0;
  output reg [31:0] return_val = 0;
  reg [31:0] reg_3 = 0, addr = 0, d_in = 0,
             reg_5 = 0, wr_en = 0,
             state = 0, reg_2 = 0,
             reg_4 = 0, d_out = 0, reg_1 = 0;
  reg [0:0] en = 0, u_en = 0;
  reg [31:0] stack [1:0];
 // RAM interface
  always @(negedge clk)
   if ({u_en != en}) begin
     if (wr_en) stack[addr] <= d_in:</pre>
      else d_out <= stack[addr]:</pre>
     en <= u_en:
   end
```

- Finally, translate the FSMD into Verilog.
- This includes a RAM interface.

Translation (HTL \rightarrow Verilog)

```
// Data-path
always @(posedge clk)
  case (state)
    32'd11: reg_2 <= d_out:
    32'd8: reg_5 <= 32'd3;
    32'd7: begin
      u_{en} \le (\sim u_{en}); wr_{en} \le 32'd1;
      d_{in} \le reg_5: addr \le 32'd0:
    32'd6: reg_4 <= 32'd6:
    32'd5: begin
      u_en <= ( ~ u_en): wr_en <= 32'd1:
      d_in <= reg_4: addr <= 32'd1:
    end
    32'd4: reg_1 <= 32'd1:
    32'd3: reg_3 <= 32'd0:
    32'd2: begin
      u_{en} \le ( \sim u_{en}) : wr_{en} \le 32'd0:
      addr <= {{freg_3 + 32'd0} + {reg_1 * 32'd4}} / 32'd4};
    end
    32'd1: begin finish = 32'd1; return_val = reg_2; end
    default: :
  endcase
```

- Finally, translate the FSMD into Verilog.
- This includes a RAM interface.
- Data path is translated into a case statement.

Translation (HTL \rightarrow Verilog)

```
// Data-path
always @(posedge clk)
  case (state)
    32'd11: reg_2 <= d_out;
    32'd8: reg_5 <= 32'd3;
    32'd7: begin
      u_en <= ( ~ u_en); wr_en <= 32'd1;
      d_{in} \le reg_5: addr \le 32'd0:
    32'd6: reg_4 <= 32'd6:
    32'd5: begin
      u_{en} \le ( \sim u_{en}) : wr_{en} \le 32'd1:
      d_{in} \le reg_{4}: addr \le 32'd1:
    32'd4: rea_1 <= 32'd1:
    32'd3: reg_3 <= 32'd0:
    32'd2: begin
      u_{en} \le ( \sim u_{en}); wr_{en} \le 32'd0;
      addr <= {{{req_3 + 32'd0}} + {req_1 * 32'd4}} / 32'd4};
    end
    32'd1: begin finish = 32'd1: return_val = reg_2: end
    default: :
  endcase
```

- Finally, translate the FSMD into Verilog.
- This includes a RAM interface.
- Data path is translated into a case statement.
- RAM loads and stores automatically turn off RAM.

Translation (HTL \rightarrow Verilog)

```
// Control logic
  always @(posedge clk)
   if ({reset == 32'd1}) state <= 32'd8:
    else case (state)
          32'd11: state <= 32'd1:
                                          32'd4: state <= 32'd3:
           32'd8: state <= 32'd7:
                                          32'd3: state <= 32'd2:
           32'd7: state <= 32'd6:
                                          32'd2: state <= 32'd11;
           32'd6: state <= 32'd5:
                                          32'd1::
           32'd5: state <= 32'd4:
                                          default: :
         endcase
endmodule
```

- Finally, translate the FSMD into Verilog.
- This includes a RAM interface.
- Data path is translated into a case statement.
- RAM loads and stores automatically turn off RAM.
- Control logic is translated into another case statement with a reset.

Outline

Example

Verification

Results

Verilog Semantics (Adapted from Lööw et al. (2019))

• Top-level semantics are **small-step operational semantics**.




Verilog Semantics (Adapted from Lööw et al. (2019))

• Top-level semantics are **small-step operational semantics**.



 At each clock tick, the whole module is executed using big-step semantics.



Main Challenges in Proof

Translation of memory model

Abstract/infinite memory model translated into concrete/finite RAM.

Main Challenges in Proof

Translation of memory model

Abstract/infinite memory model translated into concrete/finite RAM.

Integration of Verilog Semantics

- Verilog semantics differs from CompCert's main assumptions of intermediate language semantics.
- Abstract values like the program counter now correspond to values in registers.


Outline

Example


Verification

Results

The bad news: with division approximately $27 \times$ slower



The better news: without division about 2× slower



Fuzzing Vericert with Csmith

Fuzzed Vericert with Csmith to check correctness theorem.

Run-time errors
1.23%
0.4%
0.3%
0.1%

Fuzzing Vericert with Csmith

Fuzzed Vericert with Csmith to check correctness theorem.

Tool	Run-time errors
Vivado HLS	1.23%
Intel i++	0.4%
Bambu 0.9.7-dev	0.3%
LegUp 4.0	0.1%
Vericert	0.03% 0%

Written a formally verified high-level synthesis tool in **Coq** based on **CompCert**.

• HLS tool **proven correct in Coq** by proving translation of CFG into FSMD.

Written a formally verified high-level synthesis tool in **Coq** based on **CompCert**.

- HLS tool **proven correct in Coq** by proving translation of CFG into FSMD.
- Small optimisations implemented such as **RAM Inference**.

Written a formally verified high-level synthesis tool in **Coq** based on **CompCert**.

- HLS tool **proven correct in Coq** by proving translation of CFG into FSMD.
- Small optimisations implemented such as RAM Inference.
- Performance without divisions comparable to LegUp without optimisations.

Written a formally verified high-level synthesis tool in **Coq** based on **CompCert**.

- HLS tool **proven correct in Coq** by proving translation of CFG into FSMD.
- Small optimisations implemented such as RAM Inference.
- Performance without divisions comparable to LegUp without optimisations.

Future Work

Make Vericert not only **correct**, but **competitive**.

Implement scheduling and resource sharing.

Written a formally verified high-level synthesis tool in **Coq** based on **CompCert**.

- HLS tool **proven correct in Coq** by proving translation of CFG into FSMD.
- Small optimisations implemented such as RAM Inference.
- Performance without divisions comparable to LegUp without optimisations.

Future Work

Make Vericert not only **correct**, but **competitive**.

- Implement scheduling and resource sharing.
- Add **external module** support.

Written a formally verified high-level synthesis tool in **Coq** based on **CompCert**.

- HLS tool **proven correct in Coq** by proving translation of CFG into FSMD.
- Small optimisations implemented such as **RAM Inference**.
- Performance without divisions comparable to LegUp without optimisations.

Future Work

Make Vericert not only **correct**, but **competitive**.

- Implement scheduling and resource sharing.
- Add external module support.
- Add **global variable** support.

Thank you

Documentation



https://vericert.ymhg.org

GitHub



https://github.com/ymherklotz/vericert

OOPSLA'21 Preprint



 $https://ymhg.org/papers/fvhls_oopsla21.pdf$

References

Yann Herklotz, Zewei Du, Nadesh Ramanathan, and John Wickerson. An empirical study of the reliability of high-level synthesis tools. In 2021 IEEE 29th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), pages 219–223, 2021. doi: 10.1109/FCCM51124.2021.00034.