Formal Verification of High-Level Synthesis

<u>Yann Herklotz</u>, James D. Pollard, Nadesh Ramanathan, John Wickerson

Imperial College London



Outline

Example

Verification

Results

The Need to Design Hardware Accelerators

Field-programmable gate arrays (FPGAs) becoming more popular as flexible hardware acceleration.

Compared to microcontrollers:


- Can greatly reduce latency.
- Lower **power**.
- Higher performance.

But:

- Needs knowledge about hardware design.
- Less flexible.


FPGA Layout

• FPGA's are programmable circuits with two main components.




FPGA Layout

- FPGA's are programmable circuits with two main components.
- Look up tables (LUTs) provide flexible logic gates. They are connected by configurable switches.




FPGA Layout

- FPGA's are programmable circuits with two main components.
- Look up tables (LUTs) provide flexible logic gates. They are connected by configurable switches.
- BRAMs provide accessible storage.





 FPGAs contain LUTs and programmable interconnects.



- FPGAs contain LUTs and programmable interconnects.
- Programmed using hardware description languages.










- FPGAs contain LUTs and programmable interconnects.
- Programmed using hardware description languages.
- Simulation quite slow.










- FPGAs contain LUTs and programmable interconnects.
- Programmed using hardware description languages.
- Simulation quite slow.
- High-Level Synthesis is an alternative.









- FPGAs contain LUTs and programmable interconnects.
- Programmed using hardware description languages.
- Simulation quite slow.
- High-Level Synthesis is an alternative.
- Faster testing through execution.







Motivation for Formal Verification

Difficult to debug HLS tools:

- Simulation can take a long time.
- Correctness is important in hardware, testing is done at every level.

Motivation for Formal Verification


Difficult to debug HLS tools:

- Simulation can take a long time.
- Correctness is important in hardware, testing is done at every level.

High-level synthesis is often quite unreliable:

- Intel's OpenCL could not be fuzzed because of too many issues (Lidbury et al. [2015]).
- We fuzzed HLS tools and found they failed on 2.5% of simple random test cases.

Solution




Use CompCert, a fully verified C compiler, and add an HLS backend.

Imperial College London

7

Solution



Current progress: fully verified HLS tool for a subset of C.

Support for: all control flow, fixedpoint, non-recursive functions and local arrays/structs/unions.

Imperial College London

7

Outline

Example

Verification

Results

Example: 3AC

```
int main() {
    int x[2] = {3, 6};
    int i = 1;
    return x[i];
}
```

Example of a very simple program performing loads and stores.

Example: 3AC

- three address code (3AC)

 instructions are represented
 as a control-flow graph
 (CFG).
- Each instruction links to the next one.

```
main() {
    x5 = 3
    int32[stack(0)] = x5
    x4 = 6
    int32[stack(4)] = x4
    x1 = 1
    x3 = stack(0) (int)
    x2 = int32[x3 + x1 * 4 + 0]
    return x2
```

Translation from control-flow graph (CFG) into a finite state-machine with datapath (FSMD).

• Control-flow is translated into a finite state-machine.

- Control-flow is translated into a finite state-machine.
- Each **3AC** instructions translated into equivalent **Verilog statements**.

$$x3 = x3 + x5 + 0 \longrightarrow reg_3 <= \{reg_3 + \{reg_5 + 32'd0\}\}\$$

- Control-flow is translated into a finite state-machine.
- Each 3AC instructions translated into equivalent Verilog statements.
- Function stack implemented as RAM.

- Control-flow is translated into a finite state-machine.
- Each **3AC** instructions translated into equivalent **Verilog statements**.
- Function stack implemented as RAM.
- Pointers for loads and stores translated to RAM addresses.

$$x5 + x1 * 4 + 0$$

 $\longrightarrow \{\{\{reg_5 + 32'd0\} + \{reg_1 * 32'd4\}\} / 32'd4\}\}$

- Control-flow is translated into a finite state-machine.
- Each **3AC** instructions translated into equivalent **Verilog statements**.
- Function stack implemented as RAM.
- Pointers for loads and stores translated to RAM addresses.
 - Byte addressed to word addressed.

$$x5 + x1 * 4 + 0$$

 $\longrightarrow \{\{\{reg_5 + 32'd0\} + \{reg_1 * 32'd4\}\} / 32'd4\}\}$

```
module main(reset, clk, finish, return_val);
 input [0:0] reset. clk:
  output reg [0:0] finish = 0;
  output reg [31:0] return_val = 0;
  reg [31:0] reg_3 = 0, addr = 0, d_in = 0,
             reg_5 = 0, wr_en = 0,
             state = 0, reg_2 = 0,
             reg 4 = 0, d out = 0, reg 1 = 0:
  reg [0:0] en = 0, u_en = 0;
  reg [31:0] stack [1:0]:
 // RAM interface
  always @(negedge clk)
   if ({u_en != en}) begin
     if (wr_en) stack[addr] <= d_in:</pre>
      else d out <= stack[addr]:</pre>
      en <= u_en:
    end
```

• Finally, translate the FSMD into Verilog.

```
module main(reset, clk, finish, return_val);
  input [0:0] reset, clk:
  output reg [0:0] finish = 0;
  output reg [31:0] return_val = 0;
  reg [31:0] reg_3 = 0, addr = 0, d_in = 0,
             reg_5 = 0, wr_en = 0,
             state = 0. reg 2 = 0.
             reg_4 = 0, d_out = 0, reg_1 = 0;
  reg [0:0] en = 0, u_en = 0;
  reg [31:0] stack [1:0];
  // RAM interface
  always @(negedge clk)
   if ({u_en != en}) begin
      if (wr_en) stack[addr] <= d_in;</pre>
      else d out <= stack[addr]:
      en <= u en:
   end
```

- Finally, translate the FSMD into Verilog.
- This includes a RAM interface.

```
// Data-path
always @(posedge clk)
 case (state)
    32'd11: reg_2 <= d_out;
    32'd8: reg 5 <= 32'd3:
   32'd7: begin
     u_en <= ( ~ u_en); wr_en <= 32'd1;
     d in <= reg 5: addr <= 32'd0:
    end
    32'd6: reg_4 <= 32'd6;
    32'd5: begin
     u en <= ( ~ u en): wr en <= 32'd1:
      d in <= reg 4: addr <= 32'd1:
    32'd4: reg 1 <= 32'd1:
    32'd3: reg_3 <= 32'd0:
    32'd2: begin
      u en <= ( ~ u en): wr en <= 32'd0:
      addr <= {{{reg_3 + 32'd0}} + {reg_1 * 32'd4}} / 32'd4};
    32'd1: begin finish = 32'd1; return_val = req_2: end
    default: :
  endcase
```

- Finally, translate the FSMD into Verilog.
- This includes a RAM interface.
- Data path is translated into a case statement.

```
// Data-path
always @(posedge clk)
  case (state)
    32'd11: reg_2 <= d_out;
    32'd8: reg_5 <= 32'd3:
    32'd7: begin
      u_{en} \le ( \sim u_{en}); wr_{en} \le 32'd1;
      d in <= reg 5: addr <= 32'd0:
    end
    32'd6: reg_4 <= 32'd6:
    32'd5: begin
      u_{en} \le (\sim u_{en}); wr_{en} \le 32'd1;
      d in <= reg 4: addr <= 32'd1:
    32'd4: reg_1 <= 32'd1:
    32'd3: reg_3 <= 32'd0:
    32'd2: begin
      u_{en} <= ( \sim u_{en}): wr_{en} <= 32'd0:
      addr \leftarrow \{\{\{reg_3 + 32'd0\} + \{reg_1 * 32'd4\}\}\} / 32'd4\};
    end
    32'd1: begin finish = 32'd1; return_val = reg_2; end
    default: :
  endcase
```

- Finally, translate the FSMD into Verilog.
- This includes a RAM interface.
- Data path is translated into a case statement.
- Ram loads and stores automatically turn off RAM.

```
// Control logic
  always @(posedge clk)
   if ({reset == 32'd1}) state <= 32'd8:
    else case (state)
           32'd11: state <= 32'd1:
                                          32'd4: state <= 32'd3:
           32'd8: state <= 32'd7:
                                          32'd3: state <= 32'd2:
           32'd7: state <= 32'd6:
                                          32'd2: state <= 32'd11:
           32'd6: state <= 32'd5:
                                          32'd1::
           32'd5: state <= 32'd4:
                                          default: :
         andrasa
endmodule
```

- Finally, translate the FSMD into Verilog.
- This includes a RAM interface.
- Data path is translated into a case statement.
- Ram loads and stores automatically turn off RAM.
- Control logic is translated into another case statement with a reset.

Outline

Example

Verification

Results

Verilog Syntax

```
module top(input clk, input [31:0] in1,
           output rea [31:0] out1):
   reg [31:0] reg_1. tmp:
   always @(posedge clk) begin
      req1 <= in1:
   end
   always @(posedge clk) begin
      tmp = reg1;
      out1 <= tmp;
   end
endmodule
Imperial College
London
```

 Verilog example for a simple shift register.

Verilog Syntax

```
module top(input clk, input [31:0] in1,
           output reg [31:0] out1):
   reg [31:0] reg_1, tmp;
   always @(posedge clk) begin
      req1 <= in1:
   end
   always @(posedge clk) begin
      tmp = reg1;
      out1 <= tmp;
   end
endmodule
Imperial College
London
```

- Verilog example for a simple shift register.
- Always block run in parallel

Verilog Semantics (Adapted from Lööw et al. (2019))

• Top-level semantics are **small-step operational semantics**.




Verilog Semantics (Adapted from Lööw et al. (2019))

• Top-level semantics are **small-step operational semantics**.



 At each clock tick, the whole module is executed using big-step semantics.



How do we prove the HLS tool correct?

- We have an **algorithm** describing the **translation**.
- Have to prove that it does not change behaviour with respect to our language semantics.

How do we prove the HLS tool correct?

- We have an **algorithm** describing the **translation**.
- Have to prove that it does not change behaviour with respect to our language semantics.

Behaviour	Guarantee
Converging	Means a result is obtained, Verilog and C results must be equal.
Diverging	C is in an infinite loop, Verilog must execute indefinitely.
Wrong	Such as undefined behaviour, no guarantees need to be shown.


Outline

Example


Verification

Results

With Division approximately 27× slower




Without Division about 2× slower



Fuzzing Vericert with Csmith

Fuzzed Vericert with Csmith to check correctness theorem.

- One bug was found in the pretty printing.
- Many compile-time errors are expected.
- Mainly rejected because of wrong size.



Conclusion

Written a formally verified high-level synthesis tool in **Coq** based on **CompCert**.

 Base translation proven correct by proving translation of CFG into FSMD.

Conclusion

Written a formally verified high-level synthesis tool in **Coq** based on **CompCert**.

- Base translation proven correct by proving translation of CFG into FSMD.
- Small optimisations implemented such as Ram Inference.

Conclusion

Written a formally verified high-level synthesis tool in **Coq** based on **CompCert**.

- Base translation proven correct by proving translation of CFG into FSMD.
- Small optimisations implemented such as Ram Inference.
- Performance without divisions comparable to LegUp without optimisations.

Thank you

Documentation



https://vericert.ymhg.org

GitHub



https://github.com/ymherklotz/vericert

OOPSLA'21 Preprint



https://ymhg.org/papers/fvhls_oopsla21.pdf

References

Christopher Lidbury, Andrei Lascu, Nathan Chong, and Alastair F. Donaldson. Many-core compiler fuzzing. In *Proceedings of the 36th ACM SIGPLAN Conference on Programming Language Design and Implementation*, PLDI '15, pages 65-76, New York, NY, USA, 2015. Association for Computing Machinery. ISBN 9781450334686. doi: 10.1145/2737924.2737986. URL https://doi.org/10.1145/2737924.2737986.