From ec319c9ec0acc975fcdfbfa2e378b82c9be9ab0a Mon Sep 17 00:00:00 2001 From: Yann Herklotz Date: Sun, 30 Aug 2020 14:03:40 +0100 Subject: Add RTLBlock intermediate language --- src/hls/PrintVerilog.mli | 25 +++++++++++++++++++++++++ 1 file changed, 25 insertions(+) create mode 100644 src/hls/PrintVerilog.mli (limited to 'src/hls/PrintVerilog.mli') diff --git a/src/hls/PrintVerilog.mli b/src/hls/PrintVerilog.mli new file mode 100644 index 0000000..6a15ee9 --- /dev/null +++ b/src/hls/PrintVerilog.mli @@ -0,0 +1,25 @@ +(* + * Vericert: Verified high-level synthesis. + * Copyright (C) 2019-2020 Yann Herklotz + * + * This program is free software: you can redistribute it and/or modify + * it under the terms of the GNU General Public License as published by + * the Free Software Foundation, either version 3 of the License, or + * (at your option) any later version. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program. If not, see . + *) + +val pprint_stmnt : int -> Verilog.stmnt -> string + +val print_value : out_channel -> ValueInt.value -> unit + +val print_program : bool -> out_channel -> Verilog.program -> unit + +val print_result : out_channel -> (BinNums.positive * ValueInt.value) list -> unit -- cgit