From cf9323858362f2c7d4f1ecd99c7bf93d30cf5ea3 Mon Sep 17 00:00:00 2001 From: Yann Herklotz Date: Tue, 2 Feb 2021 12:55:37 +0000 Subject: Add Vrange and predicates --- src/hls/Verilog.v | 2 ++ 1 file changed, 2 insertions(+) (limited to 'src/hls/Verilog.v') diff --git a/src/hls/Verilog.v b/src/hls/Verilog.v index ea9749d..a7db3ba 100644 --- a/src/hls/Verilog.v +++ b/src/hls/Verilog.v @@ -159,6 +159,7 @@ Inductive expr : Type := | Vlit : value -> expr | Vvar : reg -> expr | Vvari : reg -> expr -> expr +| Vrange : reg -> expr -> expr -> expr | Vinputvar : reg -> expr | Vbinop : binop -> expr -> expr -> expr | Vunop : unop -> expr -> expr @@ -780,6 +781,7 @@ Proof. | [ H : expr_runp _ _ _ (Vbinop _ _ _) _ |- _ ] => invert H | [ H : expr_runp _ _ _ (Vunop _ _) _ |- _ ] => invert H | [ H : expr_runp _ _ _ (Vternary _ _ _) _ |- _ ] => invert H + | [ H : expr_runp _ _ _ (Vrange _ _ _) _ |- _ ] => invert H | [ H1 : forall asr asa v, expr_runp _ asr asa ?e v -> _, H2 : expr_runp _ _ _ ?e _ |- _ ] => -- cgit