From e4ee48cf1077c0698cd7659ebf3bc84ba9596c79 Mon Sep 17 00:00:00 2001 From: Yann Herklotz Date: Sat, 29 Jun 2019 16:17:14 +0100 Subject: Add reported bugs --- README.md | 20 ++++++++++++-------- 1 file changed, 12 insertions(+), 8 deletions(-) diff --git a/README.md b/README.md index 0159d94..2853f29 100644 --- a/README.md +++ b/README.md @@ -21,17 +21,21 @@ and the following simulator: ### Yosys -| Type | Issue | Confirmed | Fixed | | -|------|------------------------------------------------------------|-----------|-------|---| -| MS | [Issue 1047](https://github.com/YosysHQ/yosys/issues/1047) | ✓ | ✓ | | -| MS | [Issue 997](https://github.com/YosysHQ/yosys/issues/997) | ✓ | ✓ | | -| C | [Issue 993](https://github.com/YosysHQ/yosys/issues/993) | ✓ | ✓ | | +| Type | Issue | Confirmed | Fixed | +|------|------------------------------------------------------------|-----------|-------| +| MS | [Issue 1047](https://github.com/YosysHQ/yosys/issues/1047) | ✓ | ✓ | +| MS | [Issue 997](https://github.com/YosysHQ/yosys/issues/997) | ✓ | ✓ | +| C | [Issue 993](https://github.com/YosysHQ/yosys/issues/993) | ✓ | ✓ | ### Vivado -| Type | Issue | Confirmed | Fixed | -|------|-----------------------------------------------------------------------------------------------------|-----------|-------| -| C | https://forums.xilinx.com/t5/Synthesis/Vivado-2019-1-Verilog-If-statement-nesting-crash/td-p/981787 | | | +| Type | Issue | Confirmed | Fixed | +|------|---------------------------------------------------------------------------------------------------------------------|-----------|-------| +| C | [Forum 981787](https://forums.xilinx.com/t5/Synthesis/Vivado-2019-1-Verilog-If-statement-nesting-crash/td-p/981787) | ✓ | 𐄂 | +| C | [Forum 981136](https://forums.xilinx.com/t5/Synthesis/Vivado-2018-3-synthesis-crash/td-p/981136) | ✓ | 𐄂 | +| MS | [Forum 981789](https://forums.xilinx.com/t5/Synthesis/Vivado-2019-1-Unsigned-bit-extension-in-if-statement/td-p/981789) | ✓ | 𐄂 | +| MS | [Forum 982518](https://forums.xilinx.com/t5/Synthesis/Vivado-2019-1-Signed-with-shift-in-condition-synthesis-mistmatch/td-p/982518) | ✓ | 𐄂 | +| MS | [Forum 982419](https://forums.xilinx.com/t5/Synthesis/Vivado-2019-1-Bit-selection-synthesis-mismatch/td-p/982419) | ✓ | 𐄂 | ## Build the Fuzzer -- cgit