

# Finding and Understanding Bugs in FPGA Synthesis Tools

Verismith: FPGA Synthesis Tool Fuzzer

---

Yann Herklotz, John Wickerson

February 26, 2020


Imperial College London

## Why find bugs?

- Designers have to trust the synthesis tool to do the right job
- Bugs that generate wrong code can be hard to debug
- Bugs that crash the tool can affect tool flows and be frustrating


## Why find bugs?

- Designers have to trust the synthesis tool to do the right job
- Bugs that generate wrong code can be hard to debug
- Bugs that crash the tool can affect tool flows and be frustrating
- Use **Verismith** to improve reliability of synthesis tools




## Main contributions

- Synthesis tool fuzzing framework



## Main contributions

- Synthesis tool fuzzing framework
- Behavioural and deterministic Verilog generation
- Efficient Verilog Reduction



## Main contributions

- Synthesis tool fuzzing framework
- Behavioural and deterministic Verilog generation
- Efficient Verilog Reduction

## Synthesis tools tested

|         |        |
|---------|--------|
| Quartus | Vivado |
| XST     | Yosys  |

### What is deterministic Verilog?

- Only one interpretation of the design
- Nondeterminism example:  
Any undefined values can be 1 or 0

## Background

### What is deterministic Verilog?

- Only one interpretation of the design
- Nondeterminism example:  
Any undefined values can be 1 or 0


### What is a bug?

- Synthesis tool crashes
- Synthesis tool outputs the wrong netlist

# Background

## Verilog 2005 standards

- Verilog for simulation
- Synthesisable Verilog



## Nondeterministic simulation example

```
always @ (posedge clk)
    a = b;
```

```
always @ (posedge clk)
    b = c;
```

- Simulation will run the always blocks in any order
- This will synthesise correctly
- We therefore get a mismatch between synthesis and simulation

## Nondeterministic simulation example

```
always @ (posedge clk)
    a <= b;
```

```
always @ (posedge clk)
    b <= c;
```

- Simulation will run the always blocks in any order
- This will synthesise correctly
- We therefore get a mismatch between synthesis and simulation
- Adding nonblocking assignment in sequential always blocks fixes this

## Motivating Bug: Yosys

```
module top (output y, input [2:0] w);
    assign y = 1'b1 >> (w * (3'b110));
endmodule
```

- Bug in a development version of Yosys<sup>1</sup>
- Result not truncated properly, which results in an unwanted shift

---

<sup>1</sup><https://github.com/YosysHQ/yosys/issues/1047>

## Motivating Bug: Yosys

```
module top (output y, input [2:0] w);
    assign y = 1'b1 >> (3'b100 * (3'b110));
endmodule
```

- Bug in a development version of Yosys<sup>1</sup>
- Result not truncated properly, which results in an unwanted shift

---

<sup>1</sup><https://github.com/YosysHQ/yosys/issues/1047>

## Motivating Bug: Yosys

```
module top (output y, input [2:0] w);
    assign y = 1'b1 >> 6'b110000;
endmodule
```

- Bug in a development version of Yosys<sup>1</sup>
- Result not truncated properly, which results in an unwanted shift

---

<sup>1</sup><https://github.com/YosysHQ/yosys/issues/1047>

## Motivating Bug: Yosys

```
module top (output y, input [2:0] w);
    assign y = 1'b0;
endmodule
```

- Bug in a development version of Yosys<sup>1</sup>
- Result not truncated properly, which results in an unwanted shift

---

<sup>1</sup><https://github.com/YosysHQ/yosys/issues/1047>

## Motivating Bug: Yosys

```
module top (output y, input [2:0] w);
    assign y = 1'b1 >> 3'b000;
endmodule
```

- Bug in a development version of Yosys<sup>1</sup>
- Result not truncated properly, which results in an unwanted shift

---

<sup>1</sup><https://github.com/YosysHQ/yosys/issues/1047>

## Motivating Bug: Yosys

```
module top (output y, input [2:0] w);
    assign y = 1'b1;
endmodule
```

- Bug in a development version of Yosys<sup>1</sup>
- Result not truncated properly, which results in an unwanted shift


---

<sup>1</sup><https://github.com/YosysHQ/yosys/issues/1047>

## Example Verismith Run

---

# Run Outline: Verilog Generation



# Verilog generation

```
// -- mode: verilog --
module top #parameter param3 = {1'b0} (y, clk, wire0, wire1, wire2, wire3);
output [12:0] (1'b0) y;
input [12:0] (1'b0) clk;
input wire [12:0] (1'b0) wire0;
input signed [12:0] (1'b0) wire1;
input [12:0] (1'b0) wire2;
input [12:0] (1'b0) wire3;
wire signed [12:0] (1'b0) wire4;
wire [12:0] (1'b0) wire5;
wire [12:0] (1'b0) wire6;
reg signed [12:0] (1'b0) reg0 = {1'b0};
reg [12:0] (1'b0) reg1 = {1'b0};
reg signed [12:0] (1'b0) reg2 = {1'b0};
reg [12:0] (1'b0) reg3 = {1'b0};
wire signed [12:0] (1'b0) wire7;
wire [12:0] (1'b0) wire8;
wire signed [12:0] (1'b0) wire9;
assign y = (wire7, wire0, wire1, wire2, wire3, reg0);
reg1, reg2, reg3, reg8, wire9, wire10, wire11;
always @* begin
    reg0 <= wire0;
    if (!signed(wire0))
        begin
            reg1 <= reg0;
            reg2 <= wire1;
        end
    else
        begin
            reg1 <= ($signed(reg0) ? wire0 : reg0[12:0]);
            reg2 <= reg1;
        end
    end
    reg3 <= ((wire0 + wire1, reg1) ? signed(reg0) : wire0 + reg0[12:0]);
    reg8 = reg3;
    reg9 = (~signed(reg3));
end
assign wire10 = ((wire0 ? signed(wire0) : wire0) + $signed($signed(wire1)));
assign wire11 = signed($signed(~signed(~(wire2 ? wire0 : wire0)))) + ((reg1 + wire1) ? wire1 + signed(wire1)) + ((reg2 + wire2) ? wire2 + signed(wire2)) + ((reg3 + wire3) ? wire3 + signed(wire3));
reg0 = (~signed(wire0));
end
assign wire0 = ((wire0 ? signed(wire0) : wire0) + $signed($signed(wire0)));
assign wire1 = signed($signed(~signed(~(wire1 ? wire0 : wire0)))) + ((reg1 + wire1) ? wire1 + signed(wire1)) + ((reg2 + wire2) ? wire2 + signed(wire2)) + ((reg3 + wire3) ? wire3 + signed(wire3));
assign wire2 = signed($signed(~signed(~(wire2 ? wire1 : wire1)))) + ((reg1 + wire2) ? wire2 + signed(wire2)) + ((reg2 + wire3) ? wire3 + signed(wire3));
assign wire3 = signed($signed(~signed(~(wire3 ? wire2 : wire2)))) + ((reg1 + wire3) ? wire3 + signed(wire3));
assign wire4 = signed($signed(~signed(~(wire4 ? wire3 : wire3)))) + ((reg1 + wire4) ? wire4 + signed(wire4));
assign wire5 = signed($signed(~signed(~(wire5 ? wire4 : wire4)))) + ((reg1 + wire5) ? wire5 + signed(wire5));
assign wire6 = signed($signed(~signed(~(wire6 ? wire5 : wire5)))) + ((reg1 + wire6) ? wire6 + signed(wire6));
assign wire7 = signed($signed(~signed(~(wire7 ? wire6 : wire6)))) + ((reg1 + wire7) ? wire7 + signed(wire7));
assign wire8 = signed($signed(~signed(~(wire8 ? wire7 : wire7)))) + ((reg1 + wire8) ? wire8 + signed(wire8));
assign wire9 = signed($signed(~signed(~(wire9 ? wire8 : wire8)))) + ((reg1 + wire9) ? wire9 + signed(wire9));
assign wire10 = signed($signed(~signed(~(wire10 ? wire9 : wire9)))) + ((reg1 + wire10) ? wire10 + signed(wire10));
assign wire11 = signed($signed(~signed(~(wire11 ? wire10 : wire10)))) + ((reg1 + wire11) ? wire11 + signed(wire11));
endmodule
```

## Example of generated Verilog by Verismith

- Bug of uninitialized reg in Yosys 0.8

## Verilog generation

## Example of generated Verilog by Verismith

- Bug of uninitialised reg in Yosys 0.8
  - Random module items in the body

# Verilog generation

```
// -- mode: verilog --
module top #parameter param3 = {4'b0000} (y, clk, wire0, wire1, wire2, wire3);
output [4:0] wire0;
input [4:0] wire1;
input [4:0] wire2;
input [4:0] wire3;
input signed [4:0] wire0;
input signed [4:0] wire1;
input signed [4:0] wire2;
input signed [4:0] wire3;
wire [4:0] wire0;
wire [4:0] wire1;
wire [4:0] wire2;
wire [4:0] wire3;
wire [4:0] wire0;
wire [4:0] wire1;
wire [4:0] wire2;
wire [4:0] wire3;
reg [4:0] wire0;
reg [4:0] wire1;
reg [4:0] wire2;
reg [4:0] wire3;
reg signed [4:0] wire0;
reg signed [4:0] wire1;
reg signed [4:0] wire2;
reg signed [4:0] wire3;
wire [4:0] wire0;
wire [4:0] wire1;
wire [4:0] wire2;
wire [4:0] wire3;
wire signed [4:0] wire0;
wire signed [4:0] wire1;
wire signed [4:0] wire2;
wire signed [4:0] wire3;
```

```
begin
    reg0, reg1, reg2, reg3, reg4, wire0, wire1, wire2;
end

always @(posedge clk) begin
    reg0 <= wire0;
    if (!signed(wire0))
        begin
            reg0 <= reg1;
            reg1 <= wire0;
        end
    else
        begin
            reg0 <= ({signed(reg0)} ? wire0 : reg0[4:0] <(4'b0000));
            reg0 <= reg1;
        end
    end

always @(*)
begin
    reg0 = ({(wire0 >= wire1)} ? !signed(wire0) : wire0) + ({(wire1 >= wire2)} ? !signed(wire1) : wire1) + ({(wire2 >= wire3)} ? !signed(wire2) : wire2) + ({(wire3 >= wire0)} ? !signed(wire3) : wire3);
    reg1 = (~!signed(wire0));
end

assign wire0 = ((4'b0000) ?
    wire0 + reg0[4:0] + reg1[4:0]) +
    signed(!signed(wire1));
assign wire1 = !signed(wire0) + signed(wire2);
assign wire2 = !signed(wire1) + signed(wire3);
assign wire3 = reg0[4:0];
assign wire0 = reg0[4:0];
assign wire1 = ((4'b0000) <(4'b0000));
    signed(!signed(wire1)) + signed(wire0));
```

```
endmodule
```

## Example of generated Verilog by Verismith

- Bug of uninitialized reg in Yosys 0.8

- Random module items in the body
- Assignment of the internal state to the output

## Verilog generation

## Example of generated Verilog by Verismith

- Bug of uninitialized reg in Yosys 0.8
  - Random module items in the body
  - Assignment of the internal state to the output
  - Definition of wires and initialisation of regs

# Generation of the body

```
always
  @ (posedge clk) begin
    reg4 <= wire1;
    if ($unsigned((~&(8'hb2)))
      begin
        reg5 <= reg4;
        reg6 <= wire1;
      end
    else
      begin
        reg5 <= ($signed(reg7) ? wire2 : reg8[(4'h8):(2'h2)]);
        reg6 <= reg6;
      end
    end
  always @* begin
    reg7 = ((~|((wire0 & {wire3, reg4}) | $unsigned((reg4 != 8'h9d)))) <<< ((wire1[(2'h2):(2'h2)] + ((~(8'ha7)) ? wire3 : $signed(wire1))) ? $unsigned(((^wire0) + $unsigned(wire3))) : (((reg5 * wire3) ? wire1 : $unsigned(reg6)) ? {{reg4, wire2}} : (reg5[(1'h0):(1'h0)] ? $signed(reg4) : (~wire3))));;
    reg8 = (~$unsigned(reg6));
  end
```

Generate Verilog  
node-by-node to:

- Ensure determinism
- Generate behavioural constructs
- Avoid logic loops

# Generation of the body

```
always
  @ (posedge clk) begin
    reg4 <= wire1;
    if ($unsigned((~&(8'hb2)))
      begin
        reg5 <= reg4;
        reg6 <= wire1;
      end
    else
      begin
        reg5 <= ($signed(reg7) ? wire2 : reg8[(4'h8):(2'h2)]);
        reg6 <= reg6;
      end
    end
  always @* begin
    reg7 = ((~|((wire0 & {wire3, reg4}) | $unsigned((reg4 !=
      ~ (8'h9d)))))) <<< ((wire1[(2'h2):(2'h2)] + ((~(8'ha7)) ?
      wire3 : $signed(wire1))) ? $unsigned(((^wire0) +
      ~$unsigned(wire3))) : (((reg5 * wire3) ?
      wire1 : $unsigned(reg6)) ? {{reg4, wire2}} :
      (reg5[(1'h0):(1'h0)] ? $signed(reg4) :
      (~wire3))));;
    reg8 = (~$unsigned(reg6));
  end
```

## Unsupported constructs:

- function and task definitions
- alternate ranges (+:, -:)

## Internal State Assignment

```
assign y = {wire27, wire26, wire25, wire24, reg4,  
           reg5, reg6, reg7, reg8, wire9, wire10, wire22};
```

Need to assign all the internal state to the output y.

- As all the wires and regs are assigned a value, this concatenation can never be undefined.
- Any changes in the internal state are reflected in y.

## Internal State Assignment

```
assign y = ^{wire27, wire26, wire25, wire24, reg4,  
           reg5, reg6, reg7, reg8, wire9, wire10, wire22};
```

Need to assign all the internal state to the output y.

- As all the wires and regs are assigned a value, this concatenation can never be undefined.
- Any changes in the internal state are reflected in y.
- Try to xor into 1 bit, however synthesis and equivalence checking time suffer

# Initialisation

```
output [(32'hb7):(32'h0)] y;
input [(1'h0):(1'h0)] clk;
input signed [(5'h11):(1'h0)] wire0;
input signed [(4'ha):(1'h0)] wire1;
input [(4'hd):(1'h0)] wire2;
input [(4'h8):(1'h0)] wire3;
wire signed [(4'hb):(1'h0)] wire27;
wire [(5'h15):(1'h0)] wire26;
wire [(5'h10):(1'h0)] wire25;
wire [(5'h13):(1'h0)] wire24;
reg signed [(4'he):(1'h0)] reg4 = (1'h0);
reg [(2'h3):(1'h0)] reg5 = (1'h0);
reg [(5'h14):(1'h0)] reg6 = (1'h0);
reg signed [(5'h12):(1'h0)] reg7 = (1'h0);
reg [(4'hd):(1'h0)] reg8 = (1'h0);
wire [(4'hd):(1'h0)] wire9;
wire [(4'he):(1'h0)] wire10;
wire signed [(2'h2):(1'h0)] wire22;
```

# Initialisation

```
output [(32'hb7):(32'h0)] y;
input [(1'h0):(1'h0)] clk;
input signed [(5'h11):(1'h0)] wire0;
input signed [(4'ha):(1'h0)] wire1;
input [(4'hd):(1'h0)] wire2;
input [(4'h8):(1'h0)] wire3;
wire signed [(4'hb):(1'h0)] wire27;
wire [(5'h15):(1'h0)] wire26;
wire [(5'h10):(1'h0)] wire25;
wire [(5'h13):(1'h0)] wire24;
reg signed [(4'he):(1'h0)] reg4 = (1'h0);
reg [(2'h3):(1'h0)] reg5 = (1'h0);
reg [(5'h14):(1'h0)] reg6 = (1'h0);
reg signed [(5'h12):(1'h0)] reg7 = (1'h0);
reg [(4'hd):(1'h0)] reg8 = (1'h0);
wire [(4'hd):(1'h0)] wire9;
wire [(4'he):(1'h0)] wire10;
wire signed [(2'h2):(1'h0)] wire22;
```

- Define the inputs and outputs of the module with random sizes.

# Initialisation

```
output [(32'hb7):(32'h0)] y;
input [(1'h0):(1'h0)] clk;
input signed [(5'h11):(1'h0)] wire0;
input signed [(4'ha):(1'h0)] wire1;
input [(4'hd):(1'h0)] wire2;
input [(4'h8):(1'h0)] wire3;
wire signed [(4'hb):(1'h0)] wire27;
wire [(5'h15):(1'h0)] wire26;
wire [(5'h10):(1'h0)] wire25;
wire [(5'h13):(1'h0)] wire24;
reg signed [(4'he):(1'h0)] reg4 = (1'h0);
reg [(2'h3):(1'h0)] reg5 = (1'h0);
reg [(5'h14):(1'h0)] reg6 = (1'h0);
reg signed [(5'h12):(1'h0)] reg7 = (1'h0);
reg [(4'hd):(1'h0)] reg8 = (1'h0);
wire [(4'hd):(1'h0)] wire9;
wire [(4'he):(1'h0)] wire10;
wire signed [(2'h2):(1'h0)] wire22;
```


- Define the inputs and outputs of the module with random sizes.
- Define wires that get assigned in the module.

# Initialisation

```
output [(32'hb7):(32'h0)] y;
input [(1'h0):(1'h0)] clk;
input signed [(5'h11):(1'h0)] wire0;
input signed [(4'ha):(1'h0)] wire1;
input [(4'hd):(1'h0)] wire2;
input [(4'h8):(1'h0)] wire3;
wire signed [(4'hb):(1'h0)] wire27;
wire [(5'h15):(1'h0)] wire26;
wire [(5'h10):(1'h0)] wire25;
wire [(5'h13):(1'h0)] wire24;
reg signed [(4'he):(1'h0)] reg4 = (1'h0);
reg [(2'h3):(1'h0)] reg5 = (1'h0);
reg [(5'h14):(1'h0)] reg6 = (1'h0);
reg signed [(5'h12):(1'h0)] reg7 = (1'h0);
reg [(4'hd):(1'h0)] reg8 = (1'h0);
wire [(4'hd):(1'h0)] wire9;
wire [(4'he):(1'h0)] wire10;
wire signed [(2'h2):(1'h0)] wire22;
```

- Define the inputs and outputs of the module with random sizes.
- Define wires that get assigned in the module.
- Define and initialise regs to 0.

## Run Outline: Synthesis




# Yosys Synthesis

```
always
@(posedge clk) begin
    reg4 <= wire1;
    if ($unsigned((~&(8'hb2))))
        begin
            reg5 <= reg4;
            reg6 <= wire1;
        end
    else
        begin
            reg5 <= ($signed(reg7) ? wire2 : reg8[(4'h8):(2'h2)]);
            reg6 <= reg6;
        end
    end
always @* begin
    reg7 = ((~|((wire0 & {wire3, reg4}) | $unsigned((reg4 != 8'h9d)))) <<< ((wire1[(2'h2):(2'h2)] + ((~(8'ha7)) ? wire3 : $signed(wire1))) ? $unsigned(((^wire0) + $unsigned(wire3))) : (((reg5 * wire3) ? wire1 : $unsigned(reg6)) ? {{reg4, wire2}} : (reg5[(1'h0):(1'h0)] ? $signed(reg4) : (~wire3))));;
    reg8 = (~$unsigned(reg6));
end
```

A large, hollow, light-blue arrow pointing from the original Verilog code on the left to the synthesized assign statements on the right.


```
assign y[167] = ~_0116_;
assign y[168] = _0054_ ^ _0105_;
assign _0117_ = _0054_ & ~wire0[4];
assign y[169] = _0117_ ^ _0106_;
assign y[170] = _0055_ ^ _0107_;
assign _0118_ = _0055_ & ~wire0[6];
assign y[171] = _0118_ ^ _0108_;
assign _0119_ = _0055_ & ~_0051_;
assign y[172] = _0119_ ^ _0109_;
assign _0120_ = _0119_ & ~wire0[8];
assign y[173] = _0120_ ^ _0110_;
assign y[174] = _0056_ ^ _0111_;
assign _0121_ = _0056_ & ~wire0[10];
assign y[175] = _0121_ ^ _0112_;
assign _0122_ = _0056_ & _0047_;
assign y[176] = _0122_ ^ _0113_;
assign _0123_ = ~(wire3[1] ^ wire1[1]);
assign _0124_ = wire3[0] & wire1[0];
assign wire9[1] = ~(_0124_ ^ _0123_);
assign _0125_ = ~(wire3[2] ^ wire1[2]);
assign _0126_ = _0124_ & ~(_0123_);
```

## Run Outline: Equivalence Check




## Equivalence check: What is an SMT solver?

- SAT solver with extra theories (e.g. Arrays to model memories)
- SAT solvers prove the satisfiability problem




## Equivalence check: What is an SMT solver?

- SAT solver with extra theories (e.g. Arrays to model memories)
- SAT solvers prove the satisfiability problem




# Equivalence check



Equivalence check done using an SMT solver (Z3) through Yosys

- Instantiate generated design with output  $y_1$
- Instantiate synthesised netlist with output  $y_2$
- Should be equal at every clock edge

# Run Outline: Reduction



## Reduction

- Verilog has to be reduced to a minimal representation to identify the bug.
  - Perform binary search on **syntax tree**.
  - Traditional methods perform search on source code.

# Reduction

```
// -- mode: run &parameter param0 = {0'h00} {y, clk, wire0, wire1, wire2, wire3};  
module run #parameter param0 = {0'h00} (y, clk, wire0, wire1, wire2, wire3);  
output [0:0] [1:00] clk;  
input wire [1:00] [1:00] clk;  
input signed [1:00] [1:00] wire0;  
input signed [1:00] [1:00] wire1;  
input signed [1:00] [1:00] wire2;  
input signed [1:00] [1:00] wire3;  
wire [1:00] [1:00] wire0_1;  
wire [1:00] [1:00] wire1_1;  
wire [1:00] [1:00] wire2_1;  
wire [1:00] [1:00] wire3_1;  
reg [1:00] [1:00] reg0 = {1'b00};  
reg [1:00] [1:00] reg1 = {1'b00};  
reg [1:00] [1:00] reg2 = {1'b00};  
reg [1:00] [1:00] reg3 = {1'b00};  
reg signed [1:00] [1:00] reg0_1 = {1'b00};  
reg signed [1:00] [1:00] reg1_1 = {1'b00};  
reg signed [1:00] [1:00] reg2_1 = {1'b00};  
reg signed [1:00] [1:00] reg3_1 = {1'b00};  
wire [1:00] [1:00] wire0_2;  
wire [1:00] [1:00] wire1_2;  
wire [1:00] [1:00] wire2_2;  
wire [1:00] [1:00] wire3_2;  
wire signed [1:00] [1:00] wire0_3;  
assign y = (signed(wire0) > wire1) ? reg0 : (signed(wire1) > wire2) ? reg1 :  
        (signed(wire2) > wire3) ? reg2 : reg3;  
always @(* begin  
    @posedge clk begin  
        reg0 <= wire0;  
        if ($signed(wire0) > wire1) begin  
            reg1 <= reg0;  
            reg2 <= wire2;  
            end  
        else  
            reg3 <= reg0;  
        reg0 <= (Signed(reg0) > wire1) ? reg0 : reg1 [1:00];  
        reg1 <= reg2;  
        end  
    end  
    always @(* begin  
        reg0 = ({!((wire0 > wire1) & reg0)} & $signed({reg0 >= {0'h00}})) &&  
              ({(wire0 >= wire1) & (reg0 >= {1'b00})} ?  
               wire0 + $signed(wire0)) ? $signed({wire0 + $signed(wire0)}) :  
               ((reg0 + wire0) ?  
                wire1 + $signed(reg0)) ? (reg0, wire0) : (reg0 [1:00] > {1'b00})  
               && ({reg0 + wire0} >= wire0));  
        reg1 = ~$signed({reg1});  
        assign wire0 = {signed(wire0) > wire1} ? reg0 : reg1 [1:00];  
        assign wire1 = $signed($signed({!((wire2 > wire3) & wire0)} & wire1));  
        assign wire2 = $signed($signed({!((wire3 > wire0) & wire1)} & wire2));  
        assign wire3 = $signed($signed({!((wire0 > wire1) & wire2)} & wire3));  
        assign wire0_1 = $signed($signed({!((wire1 > wire2) & wire3)} & wire0));  
        assign wire1_1 = $signed($signed({!((wire2 > wire3) & wire0)} & wire1));  
        assign wire2_1 = $signed($signed({!((wire3 > wire0) & wire1)} & wire2));  
        assign wire3_1 = $signed($signed({!((wire0 > wire1) & wire2)} & wire3));  
        assign wire0_2 = $signed($signed({!((wire1 > wire2) & wire3)} & wire0));  
        assign wire1_2 = $signed($signed({!((wire2 > wire3) & wire0)} & wire1));  
        assign wire2_2 = $signed($signed({!((wire3 > wire0) & wire1)} & wire2));  
        assign wire3_2 = $signed($signed({!((wire0 > wire1) & wire2)} & wire3));  
    end  
endmodule
```

```
module modtest (y, clk, wire0, wire1, wire2, wire3, wire0_1, wire1_1, wire2_1, wire3_1);  
    input wire [1:00] [1:00] clk;  
    input wire [1:00] [1:00] wire0;  
    input wire [1:00] [1:00] wire1;  
    input wire [1:00] [1:00] wire2;  
    input wire [1:00] [1:00] wire3;  
    output signed [1:00] [1:00] y;  
    assign y = (signed(wire0) > wire1) ? {1'b00} :  
            (signed(wire1) > wire2) ? {1'b00} :  
            (signed(wire2) > wire3) ? {1'b00} :  
            (signed(wire3) > wire0) ? {1'b00} :  
            wire0_1 [1:00];  
    assign wire0_1 = $signed($signed({!((wire1 > wire2) & wire3)} & wire0));  
    assign wire1_1 = $signed($signed({!((wire2 > wire3) & wire0)} & wire1));  
    assign wire2_1 = $signed($signed({!((wire3 > wire0) & wire1)} & wire2));  
    assign wire3_1 = $signed($signed({!((wire0 > wire1) & wire2)} & wire3));  
endmodule
```

- Verilog has to be reduced to a minimal representation to identify the bug.
- Perform binary search on **syntax tree**.
- Traditional methods perform search on source code.

# Reduction

```
// -- mode: verilog --
module top #(parameter paramB = 8'hbb) (y, clk, wire0, wire1, wire2, wire3);
  output [(32'hb7):(32'h0)] y;
  input [(1'h0):(1'h0)] clk;
  input signed [(5'h1): (1'h0)] wire0;
  input signed [(4'h1): (1'h0)] wire1;
  input [(4'hd): (1'h0)] wire2;
  input [(4'hb): (1'h0)] wire3;
  wire signed [(4'hb): (1'h0)] wire27;
  wire [(5'h15): (1'h0)] wire26;
  wire [(5'h10): (1'h0)] wire25;
  wire [(5'h13): (1'h0)] wire24;
  reg signed [(4'hc): (1'h0)] reg4 = (1'h0);
  reg [(2'h3): (1'h0)] reg5 = (1'h0);
  reg [(5'h14): (1'h0)] reg6 = (1'h0);
  reg signed [(5'h12): (1'h0)] reg7 = (1'h0);
  reg [(4'hd): (1'h0)] reg8 = (1'h0);
  wire [(4'hd): (1'h0)] wire9;
  wire [(4'hc): (1'h0)] wire10;
  assign y = {wire27, wire26, wire25, wire24, reg4,
             reg5, reg6, reg7, reg8, wire9, wire10};
always
  @ (posedge clk) begin
    reg4 <= wire1;
    if ($unsigned((-5'hb2)))
      begin
        reg5 <= reg6;
        reg6 <= wire1;
      end
    else
      begin
        reg5 <= ($signed(reg7) ? wire2 : reg8[(4'h8):(2'h2)]);
        reg6 <= reg5;
      end
  end
always @* begin
  reg7 = ((~((wire0 & wire3, reg4)) | $unsigned((reg4 != (8'h9d)))) <<
  ~((wire1[(2'h2):(2'h2)] + (~(8'ha7))) ?
    wire3 : $signed(wire1))) ? $unsigned(((~wire0) + $unsigned(wire3))) :
  (((reg5 + wire3) ?
    wire1 : $unsigned(reg6)) ? {reg4, wire2} : (reg5[(1'h0):(1'h0)]
    .. ? $signed(reg4) : (~wire3)));
  reg8 = (~$unsigned(reg6));
end
assign wire9 = (((8'ha2) ?
  wire3 : reg8[(4'h9):(4'h8)] + $signed($signed(wire1)));
assign wire10 = $signed($signed($unsigned((~(wire2 ? wire0 : wire0)))));
assign wire24 = $signed((wire1 ?
  ((wire1 ? $unsigned(reg5) : ((8'hac) ? reg7 : wire0)) ?
    ($unsigned(wire0) && 1'bo) : $unsigned(reg4[(2'h3):(2'h2)])) :
  .. $unsigned(wire4));
assign wire25 = $unsigned($signed((~(reg5)));
assign wire26 = reg4[3'h5];(1'h0];
assign wire27 = {-wire0[(4'hd):(2'h0)]},
           $signed($signed($signed($signed(reg4) != $unsigned((7'h41))))));
endmodule
```

Search is performed on different levels of granularity:

- Modules
- Module items
- Statements inside always blocks
- Expressions

# Reduction

```
// -- mode: verilog --
module top #(parameter paramB = 8'hbb) (y, clk, wire8, wire1, wire2, wire3);
  output [(32'hbt):(32'h0)] y;
  input [(1'h0):(1'h0)] clk;
  input signed [(5'h11):(1'h0)] wire8;
  input signed [(4'h11):(1'h0)] wire1;
  input [(4'hd):(1'h0)] wire2;
  input [(4'h8):(1'h0)] wire3;
  wire signed [(4'h0):(1'h0)] wire27;
  wire [(5'h15):(1'h0)] wire26;
  wire [(5'h10):(1'n0)] wire25;
  wire [(5'h13):(1'n0)] wire24;
  reg signed [(4'h0):(1'h0)] reg4 = (1'h0);
  reg [(2'h3):(1'h0)] reg5 = (1'h0);
  reg [(5'h14):(1'h0)] reg6 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg7 = (1'h0);
  reg [(4'hd):(1'h0)] reg8 = (1'h0);
  wire [(4'hd):(1'h0)] wire9;
  wire [(4'h0):(1'h0)] wire10;
  assign y = {wire27, wire26, wire25, wire24, reg4,
             reg5, reg6, reg7, reg8, wire9, wire10};
always
  @ (posedge clk) begin
    reg4 <= wire1;
    if ($unsigned((-5'hb2)))
      begin
        reg5 <= reg4;
        reg6 <= wire1;
      end
    else
      begin
        reg5 <= ($signed(reg7) ? wire2 : reg8[(4'h8):(2'h2)]);
        reg6 <= reg5;
      end
    end
  always @* begin
    reg7 = ((~((wire0 & wire3, reg4)) | $unsigned((reg4 != (8'h9d)))) <<
            ((wire1[(2'h2):(2'h2)] + (~(8'ha7))) ?
             wire3 : $signed(wire1)) ? $unsigned(((~wire0) + $unsigned(wire3))) :
            (((reg5 + wire3) ?
              wire1 : $signed(reg6)) ? {reg4, wire2} : (reg5[(1'h0):(1'h0)]
                & ? $signed(reg4) : (~wire3))))));
    reg8 = (~$unsigned(reg6));
  end
  assign wire9 = (((8'ha2) ?
    wire3 : reg8[(4'h9):(4'h8)] + $signed($signed(wire1)));
  assign wire10 = $signed($signed($unsigned((~| (wire2 ? wire0 : wire0)))));
  assign wire24 = $signed((wire1 ?
    ((wire1 ? $unsigned(reg5) : ((8'hae) ? reg7 : wire9)) ?
     ($unsigned(wire0) && 1'be) : $unsigned(reg4[(2'h3):(2'h2)])) :
    .. $unsigned(wire0));
  assign wire25 = $unsigned($signed((~(reg5)));
  assign wire26 = reg4[3'h5:(1'h0)];
  assign wire27 = {-wire0[(4'hd):(2'h0)],
                 $signed($signed($signed($signed(reg4) != $unsigned((7'h41))))));
endmodule
```

Search is performed on different levels of granularity:

- Modules
- Module items
- Statements inside always blocks
- Expressions

# Reduction

```
module top (y, clk, wire1);
    output wire [(32'hb7):(32'h0)] y;
    input wire [(1'h0):(1'h0)] clk;
    input wire signed [(4'ha):(1'h0)] wire1;
    reg signed [(4'he):(1'h0)] reg4 = (1'h0);
    assign y = {reg4};
    always
        @ (posedge clk) reg4 <= wire1;
endmodule
```

We then get a minimal testcase

## Input design

```
module top (y, clk, wire1);
    output wire [(32'hb7):(32'h0)] y;
    input wire [(1'h0):(1'h0)] clk;
    input wire signed [(4'ha):(1'h0)] wire1;
    reg signed [(4'he):(1'h0)] reg4 = (1'h0);
    assign y = {reg4};
    always
        @ (posedge clk) reg4 <= wire1;
endmodule
```

## Yosys netlist

```
module top_1(y, clk, wire1);
    input clk;
    wire [1:0] reg4;
    input wire1;
    output [1:0] y;
    reg reg4_reg[0] = 1'hx;
    always @ (posedge clk)
        reg4_reg[0] <= wire1;
    assign reg4[0] = reg4_reg[0];
    assign reg4[1] = reg4[0];
    assign y = {reg4[0], reg4[0]};
endmodule
```

## Input design

```
module top (y, clk, wire1);
    output wire [(32'hb7):(32'h0)] y;
    input wire [(1'h0):(1'h0)] clk;
    input wire signed [(4'ha):(1'h0)] wire1;
    reg signed [(4'he):(1'h0)] reg4 = (1'h0);
    assign y = {reg4};
    always
        @ (posedge clk) reg4 <= wire1;
endmodule
```

## Yosys netlist

```
module top_1(y, clk, wire1);
    input clk;
    wire [1:0] reg4;
    input wire1;
    output [1:0] y;
    reg reg4_reg[0] = 1'b0;
    always @ (posedge clk)
        reg4_reg[0] <= wire1;
    assign reg4[0] = reg4_reg[0];
    assign reg4[1] = reg4[0];
    assign y = {reg4[0], reg4[0]};
endmodule
```

## Experiments and Results

---

## Bugs found

| Tool                                  | Total test cases | Failing test cases | Distinct failing test cases | Bug reports |
|---------------------------------------|------------------|--------------------|-----------------------------|-------------|
| Yosys 0.8                             | 26400            | 7164 (27.1%)       | $\geq 1$                    | 0           |
| Yosys 3333e00                         | 51000            | 7224 (14.2%)       | $\geq 4$                    | 3           |
| Yosys 70d0f38 (crash)                 | 11               | 1 (9.09%)          | 1                           | 1           |
| Yosys 0.9                             | 26400            | 611 (2.31%)        | $\geq 1$                    | 1           |
| Vivado 2018.2                         | 47992            | 1134 (2.36%)       | $\geq 5$                    | 3           |
| Vivado 2018.2 (crash)                 | 47992            | 566 (1.18%)        | 5                           | 2           |
| XST 14.7                              | 47992            | 539 (1.12%)        | $\geq 2$                    | 0           |
| Quartus Prime 19.2                    | 80300            | 0 (0%)             | 0                           | 0           |
| Quartus Prime Lite 19.1               | 43               | 17 (39.5%)         | 1                           | 0           |
| Quartus Prime Lite 19.1 (No \$signed) | 137              | 0 (0%)             | 0                           | 0           |
| Icarus Verilog 10.3                   | 26400            | 616 (2.33%)        | $\geq 1$                    | 1           |

- Summary of all the tests run over 18000 CPU hours

## Bugs found

| Tool                                  | Total test cases | Failing test cases | Distinct failing test cases | Bug reports |
|---------------------------------------|------------------|--------------------|-----------------------------|-------------|
| Yosys 0.8                             | 26400            | 7164 (27.1%)       | $\geq 1$                    | 0           |
| Yosys 3333e00                         | 51000            | 7224 (14.2%)       | $\geq 4$                    | 3           |
| Yosys 70d0f38 (crash)                 | 11               | 1 (9.09%)          | 1                           | 1           |
| Yosys 0.9                             | 26400            | 611 (2.31%)        | $\geq 1$                    | 1           |
| Vivado 2018.2                         | 47992            | 1134 (2.36%)       | $\geq 5$                    | 3           |
| Vivado 2018.2 (crash)                 | 47992            | 566 (1.18%)        | 5                           | 2           |
| XST 14.7                              | 47992            | 539 (1.12%)        | $\geq 2$                    | 0           |
| Quartus Prime 19.2                    | 80300            | 0 (0%)             | 0                           | 0           |
| Quartus Prime Lite 19.1               | 43               | 17 (39.5%)         | 1                           | 0           |
| Quartus Prime Lite 19.1 (No \$signed) | 137              | 0 (0%)             | 0                           | 0           |
| Icarus Verilog 10.3                   | 26400            | 616 (2.33%)        | $\geq 1$                    | 1           |

- Quartus Prime Light failing because of the handling of `$signed`
- No crashes or failures found in Quartus Prime

## Bugs found

| Tool                                  | Total test cases | Failing test cases | Distinct failing test cases | Bug reports |
|---------------------------------------|------------------|--------------------|-----------------------------|-------------|
| Yosys 0.8                             | 26400            | 7164 (27.1%)       | $\geq 1$                    | 0           |
| Yosys 3333e00                         | 51000            | 7224 (14.2%)       | $\geq 4$                    | 3           |
| Yosys 70d0f38 (crash)                 | 11               | 1 (9.09%)          | 1                           | 1           |
| Yosys 0.9                             | 26400            | 611 (2.31%)        | $\geq 1$                    | 1           |
| Vivado 2018.2                         | 47992            | 1134 (2.36%)       | $\geq 5$                    | 3           |
| Vivado 2018.2 (crash)                 | 47992            | 566 (1.18%)        | 5                           | 2           |
| XST 14.7                              | 47992            | 539 (1.12%)        | $\geq 2$                    | 0           |
| Quartus Prime 19.2                    | 80300            | 0 (0%)             | 0                           | 0           |
| Quartus Prime Lite 19.1               | 43               | 17 (39.5%)         | 1                           | 0           |
| Quartus Prime Lite 19.1 (No \$signed) | 137              | 0 (0%)             | 0                           | 0           |
| Icarus Verilog 10.3                   | 26400            | 616 (2.33%)        | $\geq 1$                    | 1           |

- Vivado was the only stable tool that crashed

## Bugs found

| Tool                                  | Total test cases | Failing test cases | Distinct failing test cases | Bug reports |
|---------------------------------------|------------------|--------------------|-----------------------------|-------------|
| Yosys 0.8                             | 26400            | 7164 (27.1%)       | $\geq 1$                    | 0           |
| Yosys 3333e00                         | 51000            | 7224 (14.2%)       | $\geq 4$                    | 3           |
| Yosys 70d0f38 (crash)                 | 11               | 1 (9.09%)          | 1                           | 1           |
| Yosys 0.9                             | 26400            | 611 (2.31%)        | $\geq 1$                    | 1           |
| Vivado 2018.2                         | 47992            | 1134 (2.36%)       | $\geq 5$                    | 3           |
| Vivado 2018.2 (crash)                 | 47992            | 566 (1.18%)        | 5                           | 2           |
| XST 14.7                              | 47992            | 539 (1.12%)        | $\geq 2$                    | 0           |
| Quartus Prime 19.2                    | 80300            | 0 (0%)             | 0                           | 0           |
| Quartus Prime Lite 19.1               | 43               | 17 (39.5%)         | 1                           | 0           |
| Quartus Prime Lite 19.1 (No \$signed) | 137              | 0 (0%)             | 0                           | 0           |
| Icarus Verilog 10.3                   | 26400            | 616 (2.33%)        | $\geq 1$                    | 1           |

- Yosys improved quite a lot between versions
- Yosys 0.9 contains all the bug fixes that were submitted

## Bugs found

| Tool                                  | Total test cases | Failing test cases | Distinct failing test cases | Bug reports |
|---------------------------------------|------------------|--------------------|-----------------------------|-------------|
| Yosys 0.8                             | 26400            | 7164 (27.1%)       | $\geq 1$                    | 0           |
| Yosys 3333e00                         | 51000            | 7224 (14.2%)       | $\geq 4$                    | 3           |
| Yosys 70d0f38 (crash)                 | 11               | 1 (9.09%)          | 1                           | 1           |
| Yosys 0.9                             | 26400            | 611 (2.31%)        | $\geq 1$                    | 1           |
| Vivado 2018.2                         | 47992            | 1134 (2.36%)       | $\geq 5$                    | 3           |
| Vivado 2018.2 (crash)                 | 47992            | 566 (1.18%)        | 5                           | 2           |
| XST 14.7                              | 47992            | 539 (1.12%)        | $\geq 2$                    | 0           |
| Quartus Prime 19.2                    | 80300            | 0 (0%)             | 0                           | 0           |
| Quartus Prime Lite 19.1               | 43               | 17 (39.5%)         | 1                           | 0           |
| Quartus Prime Lite 19.1 (No \$signed) | 137              | 0 (0%)             | 0                           | 0           |
| Icarus Verilog 10.3                   | 26400            | 616 (2.33%)        | $\geq 1$                    | 1           |


- Yosys development versions also tested to aid development

## Bugs found

| Tool                                  | Total test cases | Failing test cases | Distinct failing test cases | Bug reports |
|---------------------------------------|------------------|--------------------|-----------------------------|-------------|
| Yosys 0.8                             | 26400            | 7164 (27.1%)       | $\geq 1$                    | 0           |
| Yosys 3333e00                         | 51000            | 7224 (14.2%)       | $\geq 4$                    | 3           |
| Yosys 70d0f38 (crash)                 | 11               | 1 (9.09%)          | 1                           | 1           |
| Yosys 0.9                             | 26400            | 611 (2.31%)        | $\geq 1$                    | 1           |
| Vivado 2018.2                         | 47992            | 1134 (2.36%)       | $\geq 5$                    | 3           |
| Vivado 2018.2 (crash)                 | 47992            | 566 (1.18%)        | 5                           | 2           |
| XST 14.7                              | 47992            | 539 (1.12%)        | $\geq 2$                    | 0           |
| Quartus Prime 19.2                    | 80300            | 0 (0%)             | 0                           | 0           |
| Quartus Prime Lite 19.1               | 43               | 17 (39.5%)         | 1                           | 0           |
| Quartus Prime Lite 19.1 (No \$signed) | 137              | 0 (0%)             | 0                           | 0           |
| Icarus Verilog 10.3                   | 26400            | 616 (2.33%)        | $\geq 1$                    | 1           |



- Truncation bug in Icarus Verilog found while checking SMT counter examples

## Efficiency at different Verilog sizes




- Each experiment was run over 3 days with Yosys, Vivado and XST

# Efficiency at different Verilog sizes




- Each experiment was run over 3 days with Yosys, Vivado and XST

# Bugs found in Vivado over different versions




- Total number of failing testcases increase with versions
- This does not mean there are more bugs, just that they were more commonly found

# Bugs found in Vivado over different versions



- Total number of failing testcases increase with versions
- This does not mean there are more bugs, just that they were more commonly found

## Reduction efficiency



## Difficulties we encountered

- Understanding the Verilog standards

## Difficulties we encountered

- Understanding the Verilog standards
- Implementing missing modules in the netlist for device specific components

## Difficulties we encountered

- Understanding the Verilog standards
- Implementing missing modules in the netlist for device specific components
  - Especially had problems with **dffeas** module in Quartus

## Difficulties we encountered

- Understanding the Verilog standards
- Implementing missing modules in the netlist for device specific components
  - Especially had problems with **dffeas** module in Quartus
  - Also had problems with encrypted modules in Quartus which had to be disabled (e.g. multiply accumulate optimisations)

## Difficulties we encountered

- Understanding the Verilog standards
- Implementing missing modules in the netlist for device specific components
  - Especially had problems with **dffeas** module in Quartus
  - Also had problems with encrypted modules in Quartus which had to be disabled (e.g. multiply accumulate optimisations)
- Time taken to perform synthesis and equivalence checking time
  - Difficult to fuzz tools that take a long time to finish

## Summary

- Found and reported hard-to-find bugs so that these could be fixed before affecting users
- In general synthesis tools don't seem to be reliable enough as bugs were found in all of them except for Quartus Prime

**11 unique bugs** were found, reported and fixed by tool vendors.

Future work:

- Support a larger subset of Verilog
- Add controlled nondeterminism

# Finding and Understanding Bugs in FPGA Synthesis Tools

Yann Herklotz, John Wickerson

Verismith Github<sup>2</sup>



Link to paper<sup>3</sup>



---

<sup>2</sup><https://github.com/ymherklotz/verismith>

<sup>3</sup>[https://yannherklotz.com/papers/fubfst\\_fpga2020.pdf](https://yannherklotz.com/papers/fubfst_fpga2020.pdf)

## Motivating Bug 2: Vivado

```
module top (output [1:0] y,
            input clk,
            input [1:0] w0 );
    reg [1:0] r0 = 2'b0;
    reg [2:0] r1 = 3'b0;
    assign y = r1;
    always @ (posedge clk) begin
        r0 <= 1'b1;
        if (r0)
            r1 <= r0 ? w0 [0:0] : 1'b0;
        else r1 <= 3'b1;
    end
endmodule
```

Bug found in Vivado 2019.1.<sup>4</sup>

---

<sup>4</sup><https://forums.xilinx.com/t5/Synthesis/Vivado-2019-1-Bit-selection-synthesis-mismatch/td-p/982419>

## Motivating Bug 2: Vivado

```
module top (output [1:0] y,
            input clk,
            input [1:0] w0);
    reg [1:0] r0 = 2'b0;
    reg [2:0] r1 = 3'b0;
    assign y = r1;
    always @ (posedge clk) begin
        r0 <= 1'b1;
        if (r0)
            r1 <= r0 ? w0[0:0] : 1'b0;
        else r1 <= 3'b1;
    end
endmodule
```

Bug found in Vivado 2019.<sup>4</sup>

- Assume  $w0 = 2'b10$ ,

---

<sup>4</sup><https://forums.xilinx.com/t5/Synthesis/Vivado-2019-1-Bit-selection-synthesis-mismatch/td-p/982419>

## Motivating Bug 2: Vivado

```
module top (output [1:0] y,
            input clk,
            input [1:0] w0 );
    reg [1:0] r0 = 2'b0;
    reg [2:0] r1 = 3'b0;
    assign y = r1;
    always @ (posedge clk) begin
        r0 <= 1'b1;
        if (r0)
            r1 <= r0 ? w0 [0:0] : 1'b0;
        else r1 <= 3'b1;
    end
endmodule
```

Bug found in Vivado 2019.<sup>4</sup>

- Assume  $w0 = 2'b10$ ,
- initialise  $r0 = 2'b0$ ,  
 $r1 = 3'b0$ ,

<sup>4</sup><https://forums.xilinx.com/t5/Synthesis/Vivado-2019-1-Bit-selection-synthesis-mismatch/td-p/982419>

## Motivating Bug 2: Vivado

```
module top (output [1:0] y,
            input clk,
            input [1:0] w0 );
    reg [1:0] r0 = 2'b0;
    reg [2:0] r1 = 3'b0;
    assign y = r1;
    always @ (posedge clk) begin
        r0 <= 1'b1;
        if (r0)
            r1 <= r0 ? w0 [0:0] : 1'b0;
        else r1 <= 3'b1;
    end
endmodule
```

Bug found in Vivado 2019.<sup>4</sup>

- Assume  $w0 = 2'b10$ ,
- initialise  $r0 = 2'b0$ ,  
 $r1 = 3'b0$ ,
- first `clk` edge sets  $r0 = 1'b1$ ,  
 $r1 = 3'b1$ ,

<sup>4</sup><https://forums.xilinx.com/t5/Synthesis/Vivado-2019-1-Bit-selection-synthesis-mismatch/td-p/982419>

## Motivating Bug 2: Vivado

```
module top (output [1:0] y,
            input clk,
            input [1:0] w0 );
    reg [1:0] r0 = 2'b0;
    reg [2:0] r1 = 3'b0;
    assign y = r1;
    always @ (posedge clk) begin
        r0 <= 1'b1;
        if (r0)
            r1 <= r0 ? w0 [0:0] : 1'b0;
        else r1 <= 3'b1;
    end
endmodule
```

Bug found in Vivado 2019.<sup>4</sup>

- Assume  $w0 = 2'b10$ ,
- initialise  $r0 = 2'b0$ ,  
 $r1 = 3'b0$ ,
- first `clk` edge sets  $r0 = 1'b1$ ,  
 $r1 = 3'b1$ ,
- next `clk` edge enters the `if` statement,

<sup>4</sup><https://forums.xilinx.com/t5/Synthesis/Vivado-2019-1-Bit-selection-synthesis-mismatch/td-p/982419>

## Motivating Bug 2: Vivado

```
module top (output [1:0] y,
            input clk,
            input [1:0] w0 );
reg [1:0] r0 = 2'b0;
reg [2:0] r1 = 3'b0;
assign y = r1;
always @ (posedge clk) begin
    r0 <= 1'b1;
    if (r0)
        r1 <= r0 ? w0[0:0] : 1'b0;
    else r1 <= 3'b1;
end
endmodule
```

Bug found in Vivado 2019.<sup>4</sup>

- Assume  $w0 = 2'b10$ ,
- initialise  $r0 = 2'b0$ ,  
 $r1 = 3'b0$ ,
- first `clk` edge sets  $r0 = 1'b1$ ,  
 $r1 = 3'b1$ ,
- next `clk` edge enters the `if` statement,
- sets  $r1 = w0[0:0] = 3'b0$   
Vivado returns  $r1 = w0[0:0] = 3'b010$

---

<sup>4</sup><https://forums.xilinx.com/t5/Synthesis/Vivado-2019-1-Bit-selection-synthesis-mismatch/td-p/982419>