summaryrefslogtreecommitdiffstats
path: root/scripts/yosys/synth_sim.ys
diff options
context:
space:
mode:
authorYann Herklotz <git@yannherklotz.com>2022-11-24 22:27:15 +0000
committerYann Herklotz <git@yannherklotz.com>2022-11-24 22:27:15 +0000
commit59c9a162631b78eff84e2002478413b98c2cffbb (patch)
tree7d604206a2deb29c9f097ff1f3b7de78f44b34a3 /scripts/yosys/synth_sim.ys
downloadbutterstick-59c9a162631b78eff84e2002478413b98c2cffbb.tar.gz
butterstick-59c9a162631b78eff84e2002478413b98c2cffbb.zip
Move all files
Diffstat (limited to 'scripts/yosys/synth_sim.ys')
-rw-r--r--scripts/yosys/synth_sim.ys8
1 files changed, 8 insertions, 0 deletions
diff --git a/scripts/yosys/synth_sim.ys b/scripts/yosys/synth_sim.ys
new file mode 100644
index 0000000..ded89d9
--- /dev/null
+++ b/scripts/yosys/synth_sim.ys
@@ -0,0 +1,8 @@
+# yosys synthesis script for post-synthesis simulation (make test_synth)
+
+read_verilog picorv32.v
+chparam -set COMPRESSED_ISA 1 -set ENABLE_MUL 1 -set ENABLE_DIV 1 \
+ -set ENABLE_IRQ 1 -set ENABLE_TRACE 1 picorv32_axi
+hierarchy -top picorv32_axi
+synth
+write_verilog synth.v