aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
* apply .xs onto addx4 etcDavid Monniaux2019-05-1110-27/+180
|
* more maddxDavid Monniaux2019-05-112-0/+74
|
* maddx ordre opposéDavid Monniaux2019-05-112-0/+6
|
* add with shift, beginningDavid Monniaux2019-05-117-13/+86
|
* generate multiply-sub longDavid Monniaux2019-05-113-4/+56
|
* Pmsub compiledDavid Monniaux2019-05-119-40/+48
|
* more gen O -> PDavid Monniaux2019-05-111-0/+9
|
* more gen O -> PDavid Monniaux2019-05-111-0/+6
|
* Oaddx -> PDavid Monniaux2019-05-115-21/+48
|
* begin generating Prevsub etc. from Oxxx to PxxxDavid Monniaux2019-05-118-44/+47
|
* use shift 1-4 in backendDavid Monniaux2019-05-105-97/+62
|
* more integer OpDavid Monniaux2019-05-104-17/+245
|
* new instructions at asm levelDavid Monniaux2019-05-105-9/+157
|
* Merge branch 'mppa-work' of ↵David Monniaux2019-05-093-56/+165
|\ | | | | | | gricad-gitlab.univ-grenoble-alpes.fr:sixcy/CompCert into mppa-work
| * Exploiting immediate comparisonsCyril SIX2019-05-092-36/+145
| |
| * Replacing tabs by spaces in TargetPrinterCyril SIX2019-05-091-20/+20
| |
* | DM manual inliningDavid Monniaux2019-05-091-22/+25
|/
* smart memcpy for arbitrary sizesDavid Monniaux2019-05-092-12/+30
|
* with -en (expand main node)David Monniaux2019-05-096-0/+3569
|
* copy 16 by 16David Monniaux2019-05-092-14/+15
|
* slightly improved memcpyDavid Monniaux2019-05-091-12/+23
|
* structure copy through 4 byte registers instead of 1David Monniaux2019-05-091-24/+47
|
* Lustre "convertible" compilé avec -2cgcDavid Monniaux2019-05-096-0/+1452
|
* carlightV2 example from Lustre V6David Monniaux2019-05-084-89/+111
|
* carlightDavid Monniaux2019-05-083-0/+467
|
* added clockDavid Monniaux2019-05-081-1/+9
|
* removed print statementsDavid Monniaux2019-05-081-81/+18
|
* from Lustre v6 examplesDavid Monniaux2019-05-086-0/+1745
|
* simplification d'un code moche pour les variables thread-localDavid Monniaux2019-05-081-1/+1
|
* generalize bblock_equiv into bblock_simu (abstract_bb)Sylvain Boulmé2019-05-076-73/+59
|
* fix linking bug (my fault)David Monniaux2019-05-071-1/+1
|
* put the get ra in same bundle as allocframeDavid Monniaux2019-05-071-1/+1
|
* gain d'un cycle au moment du freeframe (passer au ret dans le même bundle)David Monniaux2019-05-071-1/+6
|
* Merge branch 'mppa-work' of ↵David Monniaux2019-05-074-29/+28
|\ | | | | | | gricad-gitlab.univ-grenoble-alpes.fr:sixcy/CompCert into mppa-work
| * generalize bblock_equiv into bblock_simuSylvain Boulmé2019-05-074-29/+28
| |
* | Merge branch 'mppa-work' of ↵David Monniaux2019-05-064-267/+74
|\| | | | | | | gricad-gitlab.univ-grenoble-alpes.fr:sixcy/CompCert into mppa-work
| * Merge remote-tracking branch 'origin/mppa-peephole' into mppa-workCyril SIX2019-05-064-267/+74
| |\
| | * simplification semantique+preuve des load_q+load_oSylvain Boulmé2019-05-064-267/+74
| | |
* | | one cycle less in allocframeDavid Monniaux2019-05-061-3/+3
| | |
* | | wrong srsd arith unit assignmentDavid Monniaux2019-05-051-2/+2
|/ /
* | little fixDavid Monniaux2019-05-041-1/+1
| |
* | load code into I-cacheDavid Monniaux2019-05-041-0/+3
| |
* | Merge remote-tracking branch 'origin/mppa-peephole' into mppa-workDavid Monniaux2019-05-0411-27/+465
|\|
| * generates loDavid Monniaux2019-05-041-1/+21
| |
| * mergedDavid Monniaux2019-05-041-4/+3
| |
| * Merge branch 'mppa-peephole' of ↵David Monniaux2019-05-041-5/+2
| |\ | | | | | | | | | gricad-gitlab.univ-grenoble-alpes.fr:sixcy/CompCert into mppa-peephole
| | * legere simplification de preuveSylvain Boulmé2019-05-041-70/+26
| | |
| | * Merge branch 'mppa-work' into mppa-peepholeSylvain Boulmé2019-05-0429-326/+477
| | |\
| * | | store oDavid Monniaux2019-05-043-17/+22
| | | |
| * | | store octupleDavid Monniaux2019-05-041-1/+38
| | | |
generated by cgit (git 2.34.1) at 2024-07-14 11:37:18 +0000