aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* Merge branch 'mppa_k1c' into mppa_postpassCyril SIX2019-01-1714-168/+312
|\
| * Added the use of two va_list in a va_arg testCyril SIX2018-12-111-3/+9
| * In va_arg tests, 2nd argument of va_start is now correctCyril SIX2018-12-112-9/+9
| * Added an error message for 32-bits division and moduloCyril SIX2018-12-111-13/+13
| * Fixed div64 and mod64Cyril SIX2018-12-115-51/+27
| * Added printf to the unitary tests for instructionsCyril SIX2018-12-072-27/+29
| * Fixed that fnegd and negd had been invertedCyril SIX2018-12-071-1/+1
| * Fixed bundles (back to 1 instruction per bundle)Cyril SIX2018-12-071-65/+65
| * Added a printf wrapper in test/mppa/libCyril SIX2018-12-074-0/+160
* | Corrected a bug in PostlassSchedulingOracle:intlist provoking cyclesCyril SIX2019-01-171-1/+1
* | Added the rest of the instructions info (manually)Cyril SIX2019-01-161-47/+160
* | More instruction definitions in the oracleCyril SIX2019-01-162-12/+36
* | Debugged latency generation. We are able to produce bundlesCyril SIX2019-01-151-23/+78
* | Pfreeframe and Pallocframe raise "OpaqueInstruction". Splitting bb to isolate...Cyril SIX2019-01-151-18/+55
* | Added RA as possible location + control flow infoCyril SIX2019-01-111-6/+12
* | Adding Mem as a possible location for accessesCyril SIX2019-01-113-24/+33
* | Merge branch 'unittest' of gricad-gitlab.univ-grenoble-alpes.fr:sixcy/CompCer...Cyril SIX2019-01-112-4/+5
|\ \
| * | flush stdoutSylvain Boulmé2019-01-111-0/+1
| * | quick and dirty Makefile fixesSylvain Boulmé2019-01-112-4/+5
* | | Replaced the faulty bundlize_solution functionCyril SIX2019-01-111-28/+43
|/ /
* | [BROKEN] trying to link the test in mppa_k1c/unittest/postpass_testCyril SIX2019-01-114-35/+43
* | [BROKEN] Added infos about sd, infinite loop somewhereCyril SIX2019-01-091-5/+23
* | Adding more Asmblock instructions to PostpassSchedulingOracleCyril SIX2019-01-081-14/+108
* | Raccordement de InstructionScheduler.ml à PostpassSchedulingOracle.mlCyril SIX2019-01-081-4/+94
* | Latency constraints building done in PostpassSchedulingOracle.mlCyril SIX2019-01-081-16/+28
* | Reorganized PostpassOracle to separate asmblock instructions from real instru...Cyril SIX2019-01-081-72/+111
* | Removed warning 42 from OCamlCyril SIX2019-01-081-1/+1
* | Fixed warnings in InstructionSchedulerCyril SIX2019-01-082-21/+24
* | Finished the immediate recognition part, started latency constraintsCyril SIX2019-01-071-19/+78
* | [BROKEN] Début d'oracleCyril SIX2018-12-203-1/+1068
* | Added a simple postpass oracle that splits a bblock into single instruction b...Cyril SIX2018-12-175-4/+32
* | Generalizing PostpassScheduling to include bblock splittingCyril SIX2018-12-053-41/+98
* | Moving size_blocks from Asmblockgen to AsmblockCyril SIX2018-12-052-9/+8
* | Renaming PostpassSchedulingProof -> PostpassSchedulingproofCyril SIX2018-12-051-0/+0
* | Added definitions and proof sketch for PostpassSchedulingCyril SIX2018-12-042-40/+110
* | Tout début de développement d'un postpass Asmblock en CoqCyril SIX2018-12-032-0/+135
|/
* Introducing ;; as Pcomma in Asm.vCyril SIX2018-12-032-65/+67
* Finished implementation of va_arg + testing doneCyril SIX2018-11-305-9/+85
* Wrote some tests on va_arg, need to implement __compcert_va_int32 & cieCyril SIX2018-11-283-12/+471
* Added a jobs parameter to the test scriptsCyril SIX2018-11-284-7/+13
* mppa_k1c compilesCyril SIX2018-11-282-9/+3
* Merge branch 'mppa_k1c' into works_for_x86_not_for_k1Cyril SIX2018-11-289-18/+238
|\
| * Added GCC-compcert call test with a very high register pressureCyril SIX2018-11-285-9/+212
| * Added tests where GCC calls CompCert functionsCyril SIX2018-11-275-9/+26
* | compilation Asmexpandaux both for x86/ and mppa_k1c/Sylvain Boulmé2018-11-286-5/+17
* | Compiles for x86 and mppa_k1c (except Asmexpandaux.ml)Sylvain Boulmé2018-11-274-10/+19
* | BROKEN - works for x86, not for k1 anymoreCyril SIX2018-11-268-22/+16
|/
* Moved some files to mppa_k1c/lib ; reworked configure and Makefile to allow thatCyril SIX2018-11-265-1588/+9
* Interoperability tests passed (no va_arg yet)Cyril SIX2018-11-2314-0/+355
* Fixed andd test not consistent with the restCyril SIX2018-11-231-1/+1
generated by cgit (git 2.34.1) at 2024-07-12 03:51:29 +0000