aboutsummaryrefslogtreecommitdiffstats
path: root/mppa_k1c/Asmvliw.v
Commit message (Collapse)AuthorAgeFilesLines
* new instructions at asm levelDavid Monniaux2019-05-101-1/+53
|
* simplification semantique+preuve des load_q+load_oSylvain Boulmé2019-05-061-7/+7
|
* big proofs for so / loDavid Monniaux2019-05-041-1/+83
|
* begin add PlqDavid Monniaux2019-05-031-9/+22
|
* use sq to save pairs of registersDavid Monniaux2019-05-031-3/+2
|
* Merge remote-tracking branch 'origin/mppa-work' into mppa-peepholeDavid Monniaux2019-05-031-12/+2
|\
| * rm Ofslow (résidu du Risc-V, inutilisé et complique les preuves)David Monniaux2019-05-031-12/+2
| |
* | getting stuck need to move offsetsDavid Monniaux2019-05-031-6/+21
| |
* | find consecutive writesDavid Monniaux2019-05-021-0/+51
|/
* does not yet work, arity mismatchDavid Monniaux2019-05-011-15/+1
|
* it compilesDavid Monniaux2019-05-011-6/+8
|
* translate load.xsDavid Monniaux2019-05-011-4/+4
|
* begin load.xsDavid Monniaux2019-05-011-0/+23
|
* removed fake ops for int32 -> doubleDavid Monniaux2019-04-291-4/+0
|
* Srsd / SrswDavid Monniaux2019-04-291-0/+8
|
* begin add bitfield insertionDavid Monniaux2019-04-271-2/+16
|
* moved operators to specific file instead of common fileDavid Monniaux2019-04-271-4/+5
|
* start of extfzl/extfslDavid Monniaux2019-04-251-0/+4
|
* progressDavid Monniaux2019-04-251-0/+2
|
* IT COMPILESDavid Monniaux2019-04-251-1/+1
|
* begin bitfieldsDavid Monniaux2019-04-241-1/+4
|
* improving comments on AsmvliwSylvain Boulmé2019-04-081-17/+29
|
* Merge remote-tracking branch 'origin/mppa-work' into mppa-refactorCyril SIX2019-04-081-1/+35
|\ | | | | | | | | | | Conflicts: mppa_k1c/Asm.v mppa_k1c/Asmblock.v
* | relecture sylvainSylvain Boulmé2019-04-051-298/+69
| | | | | | | | avec TODOs pour refactoring #90
* | #90 Asmvliw/Asmblock refactoring attemptCyril SIX2019-04-051-4/+1359
|/
* Merge remote-tracking branch 'origin/mppa_k1c' into mppa-workCyril SIX2019-04-031-20/+61
|\ | | | | | | | | Conflicts: mppa_k1c/Asmblockdeps.v
| * simpler parexec_wio_bblock_auxSylvain Boulmé2019-04-011-1/+0
| |
| * cleaning Asmvliw semanticsSylvain Boulmé2019-04-011-19/+61
| |
* | Load/Store reg-reg are now proven everywhereCyril SIX2019-04-031-24/+14
| |
* | Added definition of PLoadRRR and PStoreRRR - no Asmblockgen generation yetCyril SIX2019-04-021-14/+34
|/
* Preuve de Jumptable dans Asmblockdeps.vCyril SIX2019-03-291-1/+9
|
* Merge remote-tracking branch 'origin/mppa_vliw_essai_sylvain' into mppa_postpassDavid Monniaux2019-03-281-2/+4
|
* Preuve du forward_simu du parexec_wio_bblock_auxCyril SIX2019-03-271-7/+7
|
* Avancement dans Asmblockdeps.vCyril SIX2019-03-271-3/+4
|
* Un peu d'avancementCyril SIX2019-03-261-2/+13
|
* Integrating Asmvliw.v in the proof chainCyril SIX2019-03-201-3/+2
|
* fix the step_internal of AsmvliwSylvain Boulmé2019-03-141-19/+23
| | | | | | | | | | | | | - Actually, we want to show that the outcome is the same for any order of "writes" in the parallel execution. (ie we ask that bundles have a deterministic semantics for parallel execution) - we relax the condition that the outcome should be given for sequential execution instead, we ask that the it is given for the "in order" writes. In theory, the semantics would also accept bundles like "R1 := R2 R2 := R1" which are deterministic for parallel execution But, of course, in practice, we will also prove the sequential execution.
* definition of VLIW semanticsSylvain Boulmé2019-03-141-0/+329