Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | Removing addptrofs draft, next will be merging | Léo Gourdin | 2021-04-09 | 1 | -116/+55 |
| | |||||
* | Important commit on expansions' mini CSE, and a draft for addptrofs | Léo Gourdin | 2021-04-06 | 1 | -109/+187 |
| | |||||
* | a more general way to manage special registers before introducing SP | Léo Gourdin | 2021-03-30 | 1 | -144/+152 |
| | |||||
* | Now a more general way to perform imm operations | Léo Gourdin | 2021-03-30 | 1 | -10/+24 |
| | |||||
* | Refactoring the mayundef OP to be more general... | Léo Gourdin | 2021-03-30 | 1 | -66/+43 |
| | |||||
* | Adding more expansions, improving miniCSE, and tuning prepass | Léo Gourdin | 2021-03-26 | 1 | -13/+107 |
| | |||||
* | Adding a mini CSE pass in the expansion oracle | Léo Gourdin | 2021-03-06 | 1 | -36/+27 |
| | |||||
* | Merge conflicts solved and cleaning in Asmgenproof after expansion | Léo Gourdin | 2021-03-02 | 1 | -2/+1 |
| | |||||
* | Merge remote-tracking branch 'origin/riscV-cmov' into riscv-work | Léo Gourdin | 2021-03-02 | 1 | -2/+42 |
|\ | |||||
| * | begin implementing select | David Monniaux | 2021-02-02 | 1 | -1/+15 |
| | | |||||
| * | bits to float | David Monniaux | 2021-02-01 | 1 | -1/+13 |
| | | |||||
| * | Obits_of_single etc | David Monniaux | 2021-02-01 | 1 | -3/+16 |
| | | |||||
* | | Proof of fsval condition cmp ok | Léo Gourdin | 2021-03-01 | 1 | -18/+52 |
| | | |||||
* | | [Admitted checker] Duplicating Asm Ceq/Cne and draft checker proof | Léo Gourdin | 2021-02-11 | 1 | -26/+98 |
| | | |||||
* | | cond and branches expanded | Léo Gourdin | 2021-02-06 | 1 | -69/+226 |
| | | |||||
* | | All Ocmp expanded in RTL | Léo Gourdin | 2021-02-03 | 1 | -1/+43 |
| | | |||||
* | | Ccomp for long | Léo Gourdin | 2021-02-03 | 1 | -5/+105 |
| | | |||||
* | | Ccompu expansion | Léo Gourdin | 2021-02-02 | 1 | -6/+32 |
| | | |||||
* | | Expansion of Ccompimm in RTL [Admitted checker] | Léo Gourdin | 2021-02-02 | 1 | -2/+92 |
|/ | |||||
* | Merge remote-tracking branch 'origin/kvx-work' into kvx-better2-cse3 | David Monniaux | 2020-12-02 | 1 | -122/+153 |
|\ | |||||
| * | proves op_valid_pointer_eq lemma for RISC-V (necessary for the pre-pass ↵ | Sylvain Boulmé | 2020-10-17 | 1 | -0/+10 |
| | | | | | | | | scheduler) | ||||
| * | risc-V now without trapping instructions | David Monniaux | 2020-09-21 | 1 | -66/+66 |
| | | |||||
| * | maketotal mod & div | David Monniaux | 2020-09-21 | 1 | -56/+87 |
| | | |||||
* | | op_depends_on_memory_correct | David Monniaux | 2020-11-25 | 1 | -6/+24 |
| | | |||||
* | | cond_valid_pointer_eq | David Monniaux | 2020-11-25 | 1 | -0/+10 |
| | | |||||
* | | pointer_eq copied | David Monniaux | 2020-11-25 | 1 | -0/+10 |
|/ | |||||
* | porting to ppc riscV x86 | David Monniaux | 2020-04-01 | 1 | -3/+9 |
| | |||||
* | trapping ops on rv | David Monniaux | 2019-09-24 | 1 | -0/+30 |
| | |||||
* | fix for Risc-V | David Monniaux | 2019-09-07 | 1 | -0/+14 |
| | |||||
* | PowerPC compiles | David Monniaux | 2019-09-07 | 1 | -0/+26 |
| | |||||
* | Remove coq warnings (#28) | Bernhard Schommer | 2017-09-22 | 1 | -1/+1 |
| | | | | Replace deprecated functions and theorems from the Coq standard library (version 8.6) by their non-deprecated counterparts. | ||||
* | Extend builtin arguments with a pointer addition operator, continued | Xavier Leroy | 2017-07-06 | 1 | -0/+21 |
| | | | | | | | | - Add support for PowerPC, with all addressing modes. - Add support for ARM, with "reg + ofs" addressing mode. - Add support for RISC-V, with the one addressing mode. - Constprop.v: forgot to recurse in BA_addptr - volatile4 test: more tests | ||||
* | RISC-V port and assorted changes | Xavier Leroy | 2017-04-28 | 1 | -0/+1340 |
This commits adds code generation for the RISC-V architecture, both in 32- and 64-bit modes. The generated code was lightly tested using the simulator and cross-binutils from https://riscv.org/software-tools/ This port required the following additional changes: - Integers: More properties about shrx - SelectOp: now provides smart constructors for mulhs and mulhu - SelectDiv, 32-bit integer division and modulus: implement constant propagation, use the new smart constructors mulhs and mulhu. - Runtime library: if no asm implementation is provided, run the reference C implementation through CompCert. Since CompCert rejects the definitions of names of special functions such as __i64_shl, the reference implementation now uses "i64_" names, e.g. "i64_shl", and a renaming "i64_ -> __i64_" is performed over the generated assembly file, before assembling and building the runtime library. - test/: add SIMU make variable to run tests through a simulator - test/regression/alignas.c: make sure _Alignas and _Alignof are not #define'd by C headers commit da14495c01cf4f66a928c2feff5c53f09bde837f Author: Xavier Leroy <xavier.leroy@inria.fr> Date: Thu Apr 13 17:36:10 2017 +0200 RISC-V port, continued Now working on Asmgen. commit 36f36eb3a5abfbb8805960443d087b6a83e86005 Author: Xavier Leroy <xavier.leroy@inria.fr> Date: Wed Apr 12 17:26:39 2017 +0200 RISC-V port, first steps This port is based on Prashanth Mundkur's experimental RV32 port and brings it up to date with CompCert, and adds 64-bit support (RV64). Work in progress. |