aboutsummaryrefslogtreecommitdiffstats
path: root/verilog/ConstpropOpproof.v
diff options
context:
space:
mode:
authorYann Herklotz <git@yannherklotz.com>2021-09-17 17:06:28 +0100
committerYann Herklotz <git@yannherklotz.com>2021-09-17 17:06:28 +0100
commit93db058026f8f4d4fb7f373729857eace3a25ed1 (patch)
treedf4f8359f0fd1de383be34b7dc4b3fb93f7fdc18 /verilog/ConstpropOpproof.v
parent4be142376801c205ffd701208fad8eedf2c08d90 (diff)
downloadcompcert-93db058026f8f4d4fb7f373729857eace3a25ed1.tar.gz
compcert-93db058026f8f4d4fb7f373729857eace3a25ed1.zip
Replace omega by lia
Diffstat (limited to 'verilog/ConstpropOpproof.v')
-rw-r--r--verilog/ConstpropOpproof.v2
1 files changed, 1 insertions, 1 deletions
diff --git a/verilog/ConstpropOpproof.v b/verilog/ConstpropOpproof.v
index 6d2df9c1..c0bdaa76 100644
--- a/verilog/ConstpropOpproof.v
+++ b/verilog/ConstpropOpproof.v
@@ -532,7 +532,7 @@ Proof.
Int.bit_solve. destruct (zlt i0 n0).
replace (Int.testbit n i0) with (negb (Int.testbit Int.zero i0)).
rewrite Int.bits_zero. simpl. rewrite andb_true_r. auto.
- rewrite <- EQ. rewrite Int.bits_zero_ext by omega. rewrite zlt_true by auto.
+ rewrite <- EQ. rewrite Int.bits_zero_ext by lia. rewrite zlt_true by auto.
rewrite Int.bits_not by auto. apply negb_involutive.
rewrite H6 by auto. auto.
econstructor; split; eauto. auto.