index
:
compcert
FPcomp
aarch64
conditional-move
dev/michalis
floatofintu
inl-cse-const
master
no-pervasives
CompCert fork with minor modifications for Vericert.
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
arm
/
Machregs.v
Commit message (
Expand
)
Author
Age
Files
Lines
*
bug 17392: remove trailing whitespace in source files
Michael Schmidt
2015-10-14
1
-3
/
+3
*
Upgrade the ARM port to the new builtins.
Xavier Leroy
2015-08-24
1
-6
/
+14
*
Extended inline asm: revised treatment of clobbered registers.
Xavier Leroy
2015-05-09
1
-0
/
+34
*
Use VFD regs to implement 64-bit mem-mem copies in builtin_memcpy_false.
xleroy
2014-08-21
1
-1
/
+1
*
Merge of "newspilling" branch:
xleroy
2014-07-23
1
-21
/
+7
*
In Regalloc, dead code elimination, don't eliminate move operations
xleroy
2014-02-23
1
-0
/
+2
*
Merge of the float32 branch:
xleroy
2013-05-19
1
-1
/
+7
*
Add __builtin_bswap16 and __builtin_bswap32 to all ports.
xleroy
2013-04-20
1
-1
/
+3
*
Big merge of the newregalloc-int64 branch. Lots of changes in two directions:
xleroy
2013-04-20
1
-24
/
+81
*
Glasnost: making transparent a number of definitions that were opaque
xleroy
2013-03-10
1
-1
/
+1
*
ARM codegen ported to new ABI + VFD floats
xleroy
2011-07-30
1
-10
/
+16
*
Adapted to work with Coq 8.2-1
v1.4.1
xleroy
2009-06-05
1
-1
/
+1
*
Reorganized the development, modularizing away machine-dependent parts.
xleroy
2008-12-30
1
-0
/
+80