aboutsummaryrefslogtreecommitdiffstats
path: root/src/verilog/Verilog.v
diff options
context:
space:
mode:
authorYann Herklotz <git@yannherklotz.com>2020-05-20 10:51:14 +0100
committerYann Herklotz <git@yannherklotz.com>2020-05-20 10:51:14 +0100
commit43f766ea8aff8309d94173cc1e2670eb8ddce68f (patch)
tree8383057a4914f93eefcb12a56a0b58b47d94ff4a /src/verilog/Verilog.v
parent75c4a7bcad1ffd3ba69a3b514fb71590c7a523c9 (diff)
downloadvericert-kvx-43f766ea8aff8309d94173cc1e2670eb8ddce68f.tar.gz
vericert-kvx-43f766ea8aff8309d94173cc1e2670eb8ddce68f.zip
Switch position of empty rule
Diffstat (limited to 'src/verilog/Verilog.v')
-rw-r--r--src/verilog/Verilog.v8
1 files changed, 4 insertions, 4 deletions
diff --git a/src/verilog/Verilog.v b/src/verilog/Verilog.v
index c0bce25..c1e0a79 100644
--- a/src/verilog/Verilog.v
+++ b/src/verilog/Verilog.v
@@ -244,14 +244,14 @@ Inductive expr_runp : fext -> assocmap -> expr -> value -> Prop :=
| erun_Vlit :
forall fext assoc v,
expr_runp fext assoc (Vlit v) v
- | erun_Vvar_empty :
- forall fext assoc r sz,
- assoc!r = None ->
- expr_runp fext assoc (Vvar r) (ZToValue sz 0)
| erun_Vvar :
forall fext assoc v r,
assoc!r = Some v ->
expr_runp fext assoc (Vvar r) v
+ | erun_Vvar_empty :
+ forall fext assoc r sz,
+ assoc!r = None ->
+ expr_runp fext assoc (Vvar r) (ZToValue sz 0)
| erun_Vinputvar :
forall fext assoc r v,
fext!r = Some v ->