diff options
| author | Yann Herklotz <git@yannherklotz.com> | 2020-06-25 18:04:49 +0100 |
|---|---|---|
| committer | Yann Herklotz <git@yannherklotz.com> | 2020-06-25 18:04:49 +0100 |
| commit | cf9949a5151aa9ed86554fb31c2a56fad0614a10 (patch) | |
| tree | 67928ef6df9af2eead81eb0b4f67ca92e0b8cdb0 /src/verilog/Verilog.v | |
| parent | 445aabbcf63e29d68dd0c98dde7f259af0381591 (diff) | |
| download | vericert-kvx-cf9949a5151aa9ed86554fb31c2a56fad0614a10.tar.gz vericert-kvx-cf9949a5151aa9ed86554fb31c2a56fad0614a10.zip | |
Progress on proof of Veriloggen
Diffstat (limited to 'src/verilog/Verilog.v')
| -rw-r--r-- | src/verilog/Verilog.v | 2 |
1 files changed, 2 insertions, 0 deletions
diff --git a/src/verilog/Verilog.v b/src/verilog/Verilog.v index 9c05fc9..d476710 100644 --- a/src/verilog/Verilog.v +++ b/src/verilog/Verilog.v @@ -713,6 +713,8 @@ Definition empty_stack (m : module) : assocmap_arr := Inductive step : genv -> state -> Events.trace -> state -> Prop := | step_module : forall asr asa asr' asa' basr1 nasr1 basa1 nasa1 f stval pstval m sf st g, + asr!(m.(mod_st)) = Some ist -> + valueToPos ist = st -> mis_stepp f (mkassociations asr empty_assocmap) (mkassociations asa (empty_stack m)) m.(mod_body) |