aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
* Update coq version to 11Yann Herklotz2020-05-202-2/+2
|
* Add simulation diagramYann Herklotz2020-05-081-5/+53
|
* Add lessdef for valuesYann Herklotz2020-05-081-3/+10
|
* Add AssocMapYann Herklotz2020-05-084-47/+93
|
* Add match_states InductiveYann Herklotz2020-05-071-0/+29
|
* Remove HTLgen and create the specificationYann Herklotz2020-05-072-163/+92
|
* Redefine HTL for intermediate Verilog languageYann Herklotz2020-05-072-76/+87
|
* Use associations instead of stateYann Herklotz2020-05-072-70/+69
|
* Rename assoclist to assocsetYann Herklotz2020-05-072-28/+28
|
* Remove Admitted Maps LemmaYann Herklotz2020-05-071-6/+0
|
* Add changes to valueYann Herklotz2020-05-061-2/+9
|
* Refine test fileYann Herklotz2020-05-051-5/+2
|
* Minimised manual simulationYann Herklotz2020-05-052-45/+14
|
* Simplifications to proofYann Herklotz2020-05-053-18/+15
|
* Finish manual simulationYann Herklotz2020-05-052-5/+68
|
* Add equality check for valueYann Herklotz2020-05-047-21/+27
|
* Move Verilog to .svYann Herklotz2020-05-041-3/+1
|
* Refine the semanticsYann Herklotz2020-05-043-56/+130
|
* Add code to debug execution of HLSsave/old-stepYann Herklotz2020-05-033-0/+137
|
* Add proofs and specification of Verilog conversionYann Herklotz2020-05-032-0/+158
|
* Add state transition conversion functionsYann Herklotz2020-05-031-2/+14
|
* Add hex notation to valuesYann Herklotz2020-05-031-0/+9
|
* Change to StateYann Herklotz2020-05-031-21/+22
|
* Add documentation and conform to specificationYann Herklotz2020-04-291-24/+41
|
* Add CompCert semantics for VerilogYann Herklotz2020-04-241-81/+152
|
* Add valueToInt functionYann Herklotz2020-04-241-0/+3
|
* Add OS detection to makefileYann Herklotz2020-04-232-16/+13
|
* Add stmnt_runp inductiveYann Herklotz2020-04-221-27/+106
|
* Improve the printing of resultsYann Herklotz2020-04-221-4/+5
|
* Return the actual result of the moduleYann Herklotz2020-04-221-2/+5
|
* Remove unnecessary LemmaYann Herklotz2020-04-221-8/+1
| | | | | Still cannot run these functions inside Coq itself, however, they work when they are extracted to Caml.
* Use State in semantics instead of splitting it upYann Herklotz2020-04-221-95/+98
|
* Improve printing of resultsYann Herklotz2020-04-222-7/+13
|
* Merge branch 'master' into developYann Herklotz2020-04-191-0/+24
|\
| * Add travis urlYann Herklotz2020-04-171-1/+1
| |
| * Fix examples for current version of coqupYann Herklotz2020-04-171-3/+3
| |
| * Add information about downloading compcertYann Herklotz2020-04-171-0/+14
| |
| * Add examples on how to run HLS toolYann Herklotz2020-04-171-0/+10
| |
| * [#1 #2] Update README for installationYann Herklotz2020-04-171-8/+14
| |
* | Add travis urlYann Herklotz2020-04-171-1/+1
| |
* | Fix Verilog.vYann Herklotz2020-04-171-1/+1
| |
* | Add main module runYann Herklotz2020-04-172-51/+79
| |
* | Fix printing with new Verilog ASTYann Herklotz2020-04-172-26/+54
| |
* | Only generate clocked always blocksYann Herklotz2020-04-171-13/+13
| |
* | Extract simulatorYann Herklotz2020-04-172-5/+5
| |
* | Update driver to support simulatorYann Herklotz2020-04-171-15/+60
| |
* | Add Simulator.vYann Herklotz2020-04-172-1/+33
| |
* | [#1 #2] Update README for installationYann Herklotz2020-04-171-8/+14
| |
* | Add do notation for optionYann Herklotz2020-04-151-0/+11
| |
* | Make proofs simpler using autoYann Herklotz2020-04-151-59/+45
| | | | | | | | | | This makes changes to theorems easier, as the proofs will likely not have to be fixed. The runtime is also not much slower.
generated by cgit (git 2.34.1) at 2024-07-05 19:33:51 +0000