| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Add RTLBlock intermediate language | Yann Herklotz | 2020-08-30 | 1 | -368/+0 |
| * | Change name to Vericert | Yann Herklotz | 2020-07-14 | 1 | -3/+3 |
| * | No addmitted in Veriloggenproof | Yann Herklotz | 2020-07-05 | 1 | -66/+173 |
| * | Remove admitted in mis_stepp_Vdecl | Yann Herklotz | 2020-07-05 | 1 | -2/+6 |
| * | Finish most of Veriloggenproof | Yann Herklotz | 2020-07-05 | 1 | -6/+180 |
| * | Develop compiles again | Yann Herklotz | 2020-06-29 | 1 | -2/+4 |
| * | Fix Verilog semantics and fix order of always blocks | Yann Herklotz | 2020-06-26 | 1 | -5/+2 |
| * | Progress on proof of Veriloggen | Yann Herklotz | 2020-06-25 | 1 | -14/+19 |
| * | Work on Veriloggen proof | Yann Herklotz | 2020-06-25 | 1 | -2/+50 |
| * | Remove Verilog proofs | Yann Herklotz | 2020-06-12 | 1 | -19/+4 |
| * | Add equality check for value | Yann Herklotz | 2020-05-04 | 1 | -1/+1 |
| * | Add proofs and specification of Verilog conversion | Yann Herklotz | 2020-05-03 | 1 | -0/+46 |
 |
index : vericert-kvx | |
| Unnamed repository; edit this file 'description' to name the repository. |
| aboutsummaryrefslogtreecommitdiffstats |