index
:
vericert-kvx
arrays-proof
dev-experiments
dev-initial
dev-initial-blocks
dev-michalis
dev-nadesh
dev-nadesh-merge
dev-nadesh-proven
dev/cond-const-prop
dev/div
dev/divider
dev/improved-names
dev/io
dev/predicated-execution
dev/scheduling
dev/value
exp/inl-cse-const
master
michalis
michalis-merge
michalis_merge_2
mpardalos-michalis
oopsla21
save/old-step
wip/reset-signals
Unnamed repository; edit this file 'description' to name the repository.
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
verilog
/
Verilog.v
Commit message (
Expand
)
Author
Age
Files
Lines
*
Merge remote-tracking branch 'upstream/develop' into dev-nadesh
James Pollard
2020-07-07
1
-1
/
+3
|
\
|
*
Only translate_cond left
Yann Herklotz
2020-07-07
1
-1
/
+3
*
|
Merge branch 'develop' of github.com:ymherklotz/coqup into byte-addressing
James Pollard
2020-07-07
1
-11
/
+7
|
\
|
|
*
No admitted in Deterministic proof
Yann Herklotz
2020-07-07
1
-11
/
+7
*
|
Concatenation style loads.
James Pollard
2020-07-06
1
-42
/
+43
*
|
Merge branch 'develop' of github.com:ymherklotz/coqup into byte-addressing
James Pollard
2020-07-06
1
-5
/
+7
|
\
|
|
*
HTLgenproof compiles again
Yann Herklotz
2020-07-06
1
-5
/
+7
*
|
Implemented algorithm for new byte-addressed stack.
James Pollard
2020-07-06
1
-4
/
+29
|
/
*
Remove admitted in mis_stepp_Vdecl
Yann Herklotz
2020-07-05
1
-4
/
+3
*
Finish most of Veriloggenproof
Yann Herklotz
2020-07-05
1
-6
/
+4
*
Working on determinacy proof.
James Pollard
2020-07-04
1
-2
/
+133
*
Fixing HTLgenproof
Yann Herklotz
2020-07-03
1
-1
/
+1
*
Add new value type to fix Iop proof
Yann Herklotz
2020-07-03
1
-45
/
+48
*
Fix Verilog semantics and fix order of always blocks
Yann Herklotz
2020-06-26
1
-1
/
+1
*
Progress on proof of Veriloggen
Yann Herklotz
2020-06-25
1
-0
/
+2
*
Work on Veriloggen proof
Yann Herklotz
2020-06-25
1
-3
/
+4
*
Merge remote-tracking branch 'james/arrays-proof' into develop
Yann Herklotz
2020-06-20
1
-28
/
+45
|
\
|
*
Fix array semantics behaviour for undefined values.
James Pollard
2020-06-18
1
-1
/
+1
|
*
Fix array semantics merge granularity.
James Pollard
2020-06-17
1
-22
/
+34
|
*
Array semantics now uses dependent Array type.
James Pollard
2020-06-14
1
-26
/
+31
|
*
Merge branch 'master' into arrays-proof
James Pollard
2020-06-12
1
-69
/
+114
|
|
\
|
*
|
Rough outline of stack address proof
James Pollard
2020-06-11
1
-4
/
+4
*
|
|
Add more unproven instructions, Admitted equiv to spec
Yann Herklotz
2020-06-14
1
-1
/
+3
|
|
/
|
/
|
*
|
Generate Verilog from HTL
Yann Herklotz
2020-06-12
1
-69
/
+114
|
/
*
Merge branch 'develop' into arrays-proof
James Pollard
2020-06-09
1
-6
/
+3
|
\
|
*
Finished main proof with small assumptions
Yann Herklotz
2020-06-04
1
-6
/
+3
*
|
Update HTL semantics to support arrays.
James Pollard
2020-06-02
1
-5
/
+7
*
|
Paramterise associations type to avoid some duplication.
James Pollard
2020-06-02
1
-44
/
+40
*
|
First draft of array semantics.
James Pollard
2020-06-01
1
-112
/
+188
*
|
Merge branch 'develop' into arrays-proof
James Pollard
2020-05-30
1
-88
/
+247
|
\
|
|
*
Fix compilation moving to PTree
Yann Herklotz
2020-05-29
1
-7
/
+7
|
*
Switch position of empty rule
Yann Herklotz
2020-05-20
1
-4
/
+4
|
*
Add AssocMap
Yann Herklotz
2020-05-08
1
-39
/
+25
|
*
Use associations instead of state
Yann Herklotz
2020-05-07
1
-70
/
+65
|
*
Rename assoclist to assocset
Yann Herklotz
2020-05-07
1
-25
/
+25
|
*
Minimised manual simulation
Yann Herklotz
2020-05-05
1
-10
/
+10
|
*
Simplifications to proof
Yann Herklotz
2020-05-05
1
-2
/
+8
|
*
Add equality check for value
Yann Herklotz
2020-05-04
1
-1
/
+1
|
*
Refine the semantics
Yann Herklotz
2020-05-04
1
-42
/
+63
|
*
Change to State
Yann Herklotz
2020-05-03
1
-21
/
+22
|
*
Add CompCert semantics for Verilog
Yann Herklotz
2020-04-24
1
-81
/
+152
|
*
Add stmnt_runp inductive
Yann Herklotz
2020-04-22
1
-27
/
+106
*
|
(Tentatively) working stack array/memory support.
James Pollard
2020-05-26
1
-0
/
+4
|
/
*
Use State in semantics instead of splitting it up
Yann Herklotz
2020-04-22
1
-95
/
+98
*
Fix Verilog.v
Yann Herklotz
2020-04-17
1
-1
/
+1
*
Add main module run
Yann Herklotz
2020-04-17
1
-50
/
+78
*
Add Verilog semantics with new Verilog module
Yann Herklotz
2020-04-15
1
-33
/
+326
*
Handle loops and conditionals correctly
Yann Herklotz
2020-04-02
1
-7
/
+8
*
Update compilation
Yann Herklotz
2020-04-01
1
-5
/
+36
*
Add documentation and fix makefile for Compcert
Yann Herklotz
2020-03-31
1
-1
/
+1
[next]