aboutsummaryrefslogtreecommitdiffstats
path: root/src/hls/Verilog.v
diff options
context:
space:
mode:
authorYann Herklotz <git@yannherklotz.com>2020-11-07 10:13:22 +0000
committerYann Herklotz <git@yannherklotz.com>2020-11-07 10:13:22 +0000
commit56ea621762c865c1c71bdc7ad99afc4f2c291d5c (patch)
treedd7d0a853fe6e52fbef018b8b37b42275e5c2746 /src/hls/Verilog.v
parent8c9f2c7ae763f21f605248baef6f512bce005bbe (diff)
downloadvericert-56ea621762c865c1c71bdc7ad99afc4f2c291d5c.tar.gz
vericert-56ea621762c865c1c71bdc7ad99afc4f2c291d5c.zip
Update definition of Vneg
Diffstat (limited to 'src/hls/Verilog.v')
-rw-r--r--src/hls/Verilog.v2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/hls/Verilog.v b/src/hls/Verilog.v
index c5dab9e..e5f86d5 100644
--- a/src/hls/Verilog.v
+++ b/src/hls/Verilog.v
@@ -149,7 +149,7 @@ Inductive binop : Type :=
(** ** Unary Operators *)
Inductive unop : Type :=
-| Vneg (** negation ([~]) *)
+| Vneg (** negation ([-]) *)
| Vnot. (** not operation [!] *)
(** ** Expressions *)