aboutsummaryrefslogtreecommitdiffstats
path: root/src/hls/Verilog.v
diff options
context:
space:
mode:
authorYann Herklotz <git@yannherklotz.com>2021-07-24 16:09:09 +0200
committerYann Herklotz <git@yannherklotz.com>2021-07-24 16:10:15 +0200
commit0c021173b3efb1310370de4b2a6f5444c745022f (patch)
treec1aeebc65a68d05f9de629f27f7e426035c263f7 /src/hls/Verilog.v
parent3496f507d97547c8f544be8219768b000cadb840 (diff)
downloadvericert-0c021173b3efb1310370de4b2a6f5444c745022f.tar.gz
vericert-0c021173b3efb1310370de4b2a6f5444c745022f.zip
Use main instead of top for synthesising Vericert designs
Diffstat (limited to 'src/hls/Verilog.v')
0 files changed, 0 insertions, 0 deletions