diff options
Diffstat (limited to 'src/verilog')
-rw-r--r-- | src/verilog/PrintVerilog.ml | 1 | ||||
-rw-r--r-- | src/verilog/Verilog.v | 3 |
2 files changed, 3 insertions, 1 deletions
diff --git a/src/verilog/PrintVerilog.ml b/src/verilog/PrintVerilog.ml index da4dd5d..a2fd78f 100644 --- a/src/verilog/PrintVerilog.ml +++ b/src/verilog/PrintVerilog.ml @@ -148,6 +148,7 @@ let print_io = function let decl i = function | Vdecl (io, r, sz) -> concat [indent i; declare (print_io io) (r, sz)] | Vdeclarr (io, r, sz, ln) -> concat [indent i; declarearr (print_io io) (r, sz, ln)] + | Vinstancedecl inst -> concat [indent i; pprint_instantiation inst] (* TODO Fix always blocks, as they currently always print the same. *) let pprint_module_item i = function diff --git a/src/verilog/Verilog.v b/src/verilog/Verilog.v index 8847615..4f5c838 100644 --- a/src/verilog/Verilog.v +++ b/src/verilog/Verilog.v @@ -208,7 +208,8 @@ Inductive io : Type := Inductive declaration : Type := | Vdecl : option io -> reg -> nat -> declaration -| Vdeclarr : option io -> reg -> nat -> nat -> declaration. +| Vdeclarr : option io -> reg -> nat -> nat -> declaration +| Vinstancedecl : instantiation -> declaration. Inductive module_item : Type := | Vdeclaration : declaration -> module_item |