diff options
Diffstat (limited to 'src')
| -rw-r--r-- | src/hls/Veriloggen.v | 9 |
1 files changed, 5 insertions, 4 deletions
diff --git a/src/hls/Veriloggen.v b/src/hls/Veriloggen.v index c07e18d..fe8e90c 100644 --- a/src/hls/Veriloggen.v +++ b/src/hls/Veriloggen.v @@ -59,10 +59,11 @@ Definition transl_module (m : HTL.module) : Verilog.module := let case_el_data := list_to_stmnt (transl_list (PTree.elements m.(mod_datapath))) in let ram := m.(HTL.mod_ram) in let body := - Valways (Vposedge m.(HTL.mod_clk)) (Vcond (Vbinop Veq (Vvar m.(HTL.mod_reset)) (Vlit (ZToValue 1))) - (Vnonblock (Vvar m.(HTL.mod_st)) (Vlit (posToValue m.(HTL.mod_entrypoint)))) - (Vcase (Vvar m.(HTL.mod_st)) case_el_ctrl (Some Vskip))) - :: Valways (Vposedge m.(HTL.mod_clk)) (Vcase (Vvar m.(HTL.mod_st)) case_el_data (Some Vskip)) + Valways (Vposedge m.(HTL.mod_clk)) + (Vseq (Vcase (Vvar m.(HTL.mod_st)) case_el_data (Some Vskip)) + (Vcond (Vbinop Veq (Vvar m.(HTL.mod_reset)) (Vlit (ZToValue 1))) + (Vblock (Vvar m.(HTL.mod_st)) (Vlit (posToValue m.(HTL.mod_entrypoint)))) + (Vcase (Vvar m.(HTL.mod_st)) case_el_ctrl (Some Vskip)))) :: inst_ram m.(HTL.mod_clk) ram :: List.map Vdeclaration (arr_to_Vdeclarr (AssocMap.elements m.(mod_arrdecls)) ++ scl_to_Vdecl (AssocMap.elements m.(mod_scldecls))) in |