aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* Extract simulatorYann Herklotz2020-04-172-5/+5
* Update driver to support simulatorYann Herklotz2020-04-171-15/+60
* Add Simulator.vYann Herklotz2020-04-172-1/+33
* [#1 #2] Update README for installationYann Herklotz2020-04-171-8/+14
* Add do notation for optionYann Herklotz2020-04-151-0/+11
* Make proofs simpler using autoYann Herklotz2020-04-151-59/+45
* Add Verilog semantics with new Verilog moduleYann Herklotz2020-04-151-33/+326
* Create Value module for bitvectorsYann Herklotz2020-04-151-0/+217
* Add proof about state wfYann Herklotz2020-04-081-40/+193
* Add partial proof of well formed stateYann Herklotz2020-04-061-24/+136
* Update the readmev0.1.0Yann Herklotz2020-04-031-1/+47
* Fix extraction on linuxYann Herklotz2020-04-021-1/+1
* Add gcc to build dependenciesYann Herklotz2020-04-021-1/+3
* Update compcert dependencyYann Herklotz2020-04-022-0/+2
* Update readmeYann Herklotz2020-04-021-1/+1
* Handle loops and conditionals correctlyYann Herklotz2020-04-024-114/+183
* Update makefile for testsYann Herklotz2020-04-021-1/+4
* Add testsYann Herklotz2020-04-024-0/+68
* Complete translation from simple RTL to VerilogYann Herklotz2020-04-011-101/+162
* Update compilationYann Herklotz2020-04-015-17/+84
* Add necessary dependenciesYann Herklotz2020-04-011-1/+1
* Convert from RTL to Verilog directlyYann Herklotz2020-03-313-21/+45
* Add documentation and fix makefile for CompcertYann Herklotz2020-03-316-77/+107
* Update .gitignoreYann Herklotz2020-03-311-0/+4
* Add more operators and print themYann Herklotz2020-03-313-41/+84
* Fix the Makefile buildYann Herklotz2020-03-312-6/+9
* Use Compcert extractionYann Herklotz2020-03-311-2/+161
* Fix Makefile buildYann Herklotz2020-03-312-2/+6
* Improve Verilog error messagesYann Herklotz2020-03-312-2/+11
* Fix Verilog printingYann Herklotz2020-03-312-33/+35
* Remove main driverYann Herklotz2020-03-311-19/+0
* Add main file and global buildingYann Herklotz2020-03-314-12/+450
* Rename to transf_programYann Herklotz2020-03-291-1/+1
* Move compilerYann Herklotz2020-03-291-2/+18
* Complete conversion from HTL to VerilogYann Herklotz2020-03-291-8/+91
* Change Verilog AST back to more traditional ASTYann Herklotz2020-03-291-30/+44
* Add Verilog generation from HTLYann Herklotz2020-03-291-0/+135
* Update .gitignoreYann Herklotz2020-03-292-1/+4
* Remove unnecessary examples from HTLYann Herklotz2020-03-292-10/+5
* Update AST and value representationsYann Herklotz2020-03-291-213/+42
* Update nix files with bbv dependencyYann Herklotz2020-03-292-7/+29
* Rename Verilog AST filesYann Herklotz2020-03-293-0/+0
* Update printingYann Herklotz2020-03-254-38/+56
* Update dependenciesYann Herklotz2020-03-252-16/+15
* Remove dunes and make the build recursiveYann Herklotz2020-03-254-13/+5
* Create HTLgenYann Herklotz2020-03-253-148/+5
* Move driverYann Herklotz2020-03-253-5/+4
* Add Maps and HTL.vYann Herklotz2020-03-252-0/+235
* Rename to HTLYann Herklotz2020-03-231-18/+28
* Create intermediate VTL languageYann Herklotz2020-03-221-0/+63