Commit message (Expand) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | Add pretty printing for Verilog integrated with CompCert | Yann Herklotz | 2020-02-17 | 6 | -397/+0 |
* | Add project files and compcert interconnect | Yann Herklotz | 2020-02-14 | 1 | -0/+79 |
* | Improve the Coq sources and add extraction | Yann Herklotz | 2020-02-13 | 3 | -45/+28 |
* | Add show typeclass | Yann Herklotz | 2020-02-04 | 1 | -0/+42 |
* | Add nix file | Yann Herklotz | 2020-02-04 | 1 | -2/+13 |
* | Short proof and add Tactics | Yann Herklotz | 2020-01-29 | 2 | -12/+31 |
* | Proof of nat_to_value_is_flat added | Yann Herklotz | 2020-01-29 | 1 | -29/+28 |
* | Trying some more proofs | Yann Herklotz | 2020-01-24 | 1 | -7/+50 |
* | Added value_to_nat | Yann Herklotz | 2020-01-24 | 2 | -15/+28 |
* | Reorder to let it compile again | Yann Herklotz | 2020-01-24 | 1 | -37/+35 |
* | Finish some proofs and convert to nat | Yann Herklotz | 2020-01-24 | 1 | -12/+16 |
* | Add some proofs about values | Yann Herklotz | 2020-01-23 | 1 | -94/+181 |
* | Move into src directory | Yann Herklotz | 2020-01-22 | 3 | -0/+119 |