aboutsummaryrefslogtreecommitdiffstats
path: root/src/common/Vericertlib.v
Commit message (Collapse)AuthorAgeFilesLines
* Complete HTLspec (mostly)Michalis Pardalos2021-08-121-1/+3
|
* Remove all Admitted from top-level Compiler.vMichalis Pardalos2021-06-101-7/+10
|
* Get entire HTLgenspec proof passingMichalis Pardalos2021-05-101-0/+10
|
* Progress on tr_module proofMichalis Pardalos2021-05-081-0/+2
|
* Fully clean up the iter_expand_instr_spec proofMichalis Pardalos2021-05-071-0/+13
|
* Solve iter_expand_instr_spec by tactic (not Icall)Michalis Pardalos2021-05-051-2/+3
|
* Add lemmas relating to new HTLgen operationsMichalis Pardalos2021-05-031-2/+2
|
* Add externctrl props to HTLgen's st_propMichalis Pardalos2021-05-031-0/+7
|
* Simplify some HTLgenspec proofsMichalis Pardalos2021-05-021-0/+5
|
* Merge branch 'master' into michalis-mergeYann Herklotz2021-02-161-1/+0
|\
| * Remove dependency on TacticsYann Herklotz2021-02-161-1/+0
| |
* | Merge branch 'michalis' of https://github.com/mpardalos/vericert into ↵Yann Herklotz2021-02-161-0/+9
|\ \ | |/ |/| | | michalis-merge
| * Inlined modules are valid verilog, use correct clkMichalis Pardalos2021-01-261-0/+9
| |
* | Add destruction to context match expressionsYann Herklotz2021-01-261-2/+5
| |
* | Fix imports in Coq modulesYann Herklotz2021-01-211-13/+19
|/
* Rename to VericertlibYann Herklotz2020-07-171-0/+237