| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Print declarations in HTL output | Michalis Pardalos | 2021-09-08 | 1 | -0/+16 |
| * | Print control registers in HTL output | Michalis Pardalos | 2021-09-03 | 1 | -0/+13 |
| * | Print RAM in HTL output | Michalis Pardalos | 2021-09-03 | 1 | -0/+17 |
| * | Print externctrl in HTL debug output | Michalis Pardalos | 2021-05-01 | 1 | -1/+21 |
| * | Move renumbering to be HTL->HTL | Michalis Pardalos | 2021-04-20 | 1 | -4/+4 |
| * | Update ocaml code match HTL changes | Michalis Pardalos | 2021-04-20 | 1 | -25/+2 |
| * | Merge branch 'michalis' of https://github.com/mpardalos/vericert into michali... | Yann Herklotz | 2021-02-16 | 1 | -22/+44 |
| * | Fix build for Coq 8.12.1 | Yann Herklotz | 2020-11-26 | 1 | -1/+0 |
| * | Add RTLBlock intermediate language | Yann Herklotz | 2020-08-30 | 1 | -0/+81 |
 |
index : vericert | |
| Vericert is a formally verified high-level synthesis tool. |
| aboutsummaryrefslogtreecommitdiffstats |