aboutsummaryrefslogtreecommitdiffstats
path: root/src/hls/Veriloggen.v
Commit message (Collapse)AuthorAgeFilesLines
* Handle declarations of externctrl regs in VerilogMichalis Pardalos2021-05-011-24/+41
|
* Remove some dead code from VeriloggenMichalis Pardalos2021-05-011-17/+0
|
* Fix typo bug in applying externctrlMichalis Pardalos2021-05-011-2/+2
|
* Print externctrl in HTL debug outputMichalis Pardalos2021-05-011-5/+10
|
* Apply externctrl mapping in HTL->Verilog stageMichalis Pardalos2021-04-301-22/+147
|
* Move renumbering to be HTL->HTLMichalis Pardalos2021-04-201-230/+12
|
* Typos in VeriloggenMichalis Pardalos2021-03-011-2/+2
|
* Unset finish signal on resetMichalis Pardalos2021-02-281-1/+3
|
* Merge branch 'michalis' of https://github.com/mpardalos/vericert into ↵Yann Herklotz2021-02-161-44/+339
| | | | michalis-merge
* Fix imports to remove warnings when compilingYann Herklotz2021-01-221-18/+23
|
* Add RTLBlock intermediate languageYann Herklotz2020-08-301-0/+65