diff options
author | Yann Herklotz <git@yannherklotz.com> | 2019-11-14 17:41:23 +0000 |
---|---|---|
committer | Yann Herklotz <git@yannherklotz.com> | 2019-11-14 17:41:23 +0000 |
commit | 12778f69e296f31660775c68ed016d5a693644d3 (patch) | |
tree | e444e656471bcb4cf24c16ddb896eb4de13f8cf0 /bugs/quartus_12.md | |
parent | 7ada9b9fdc874dd27bdbd19461be289e783df7e1 (diff) | |
download | verismith-12778f69e296f31660775c68ed016d5a693644d3.tar.gz verismith-12778f69e296f31660775c68ed016d5a693644d3.zip |
Update bug
Diffstat (limited to 'bugs/quartus_12.md')
-rw-r--r-- | bugs/quartus_12.md | 10 |
1 files changed, 10 insertions, 0 deletions
diff --git a/bugs/quartus_12.md b/bugs/quartus_12.md index 9d8b278..24469ce 100644 --- a/bugs/quartus_12.md +++ b/bugs/quartus_12.md @@ -17,3 +17,13 @@ module top(y, wire1); assign y = 2'b11 ^ $signed(wire1); endmodule ``` + +When Quartus is passed the following design instead, it does output the right result which is `2'b10`. + +```verilog +module top(y, wire1); + output [1:0] y; + input signed wire1; + assign y = 2'b11 ^ wire1; +endmodule +``` |