aboutsummaryrefslogtreecommitdiffstats
path: root/data/cells_xilinx_7.v
diff options
context:
space:
mode:
authorYann Herklotz <git@yannherklotz.com>2019-07-21 13:37:25 +0200
committerYann Herklotz <git@yannherklotz.com>2019-07-21 13:37:25 +0200
commit30fbe26f59e54a276f88650ffa5e78343b5411eb (patch)
treeaa3166c423f262ee6296826d2c815a0b54084c31 /data/cells_xilinx_7.v
parentb5c035e45949945cc62845fa6492cffa77992524 (diff)
parentc19a51a8156bbcaee13d9819c8fe54ed0ca5c4cc (diff)
downloadverismith-30fbe26f59e54a276f88650ffa5e78343b5411eb.tar.gz
verismith-30fbe26f59e54a276f88650ffa5e78343b5411eb.zip
Merge branch 'master' into fix/resize-modports
Diffstat (limited to 'data/cells_xilinx_7.v')
-rw-r--r--data/cells_xilinx_7.v13
1 files changed, 0 insertions, 13 deletions
diff --git a/data/cells_xilinx_7.v b/data/cells_xilinx_7.v
index c757c2f..cc72893 100644
--- a/data/cells_xilinx_7.v
+++ b/data/cells_xilinx_7.v
@@ -971,19 +971,6 @@ module BUFGCTRL (O, CE0, CE1, I0, I1, IGNORE0, IGNORE1, S0, S1);
end
endmodule // BUFGCTRL
-module BUFGDLL (O, I);
- output O;
- input I;
- parameter DUTY_CYCLE_CORRECTION = "TRUE";
- wire clkin_int;
- wire clk0_out, clk180_out, clk270_out, clk2x_out;
- wire clk90_out, clkdv_out, locked_out;
- CLKDLL clkdll_inst (.CLK0(clk0_out), .CLK180(clk180_out), .CLK270(clk270_out), .CLK2X(clk2x_out), .CLK90(clk90_out), .CLKDV(clkdv_out), .LOCKED(locked_out), .CLKFB(O), .CLKIN(clkin_int), .RST(1'b0));
- defparam clkdll_inst.DUTY_CYCLE_CORRECTION = DUTY_CYCLE_CORRECTION;
- IBUFG ibufg_inst (.O(clkin_int), .I(I));
- BUFG bufg_inst (.O(O), .I(clk0_out));
-endmodule // BUFGDLL
-
module BUFG_LB (
CLKOUT,
CLKIN