aboutsummaryrefslogtreecommitdiffstats
path: root/src/Test/VeriFuzz/Simulator/Yosys.hs
diff options
context:
space:
mode:
authorYann Herklotz <ymherklotz@gmail.com>2018-12-29 01:56:22 +0100
committerYann Herklotz <ymherklotz@gmail.com>2018-12-29 01:56:22 +0100
commitf0cc5bb8865b039b18bdc89e81df9bad72e0bdb5 (patch)
treeb1ce6f4042574a877577e9c9dfdc0b5323bb5287 /src/Test/VeriFuzz/Simulator/Yosys.hs
parentf16bde32c50099ef9e161fb9b54b770a8c37a508 (diff)
downloadverismith-f0cc5bb8865b039b18bdc89e81df9bad72e0bdb5.tar.gz
verismith-f0cc5bb8865b039b18bdc89e81df9bad72e0bdb5.zip
Add simulator code
Diffstat (limited to 'src/Test/VeriFuzz/Simulator/Yosys.hs')
-rw-r--r--src/Test/VeriFuzz/Simulator/Yosys.hs4
1 files changed, 3 insertions, 1 deletions
diff --git a/src/Test/VeriFuzz/Simulator/Yosys.hs b/src/Test/VeriFuzz/Simulator/Yosys.hs
index a3034eb..778918d 100644
--- a/src/Test/VeriFuzz/Simulator/Yosys.hs
+++ b/src/Test/VeriFuzz/Simulator/Yosys.hs
@@ -14,6 +14,8 @@ Yosys simulator implementation.
module Test.VeriFuzz.Simulator.Yosys where
+import Data.ByteString (ByteString)
+import qualified Data.ByteString as B
import Data.Text (Text)
import qualified Data.Text as T
import Prelude hiding (FilePath)
@@ -44,7 +46,7 @@ writeSimFile sim mod file = do
rename mod mod_rtl
|]
-runSimYosys :: Yosys -> ModDecl -> [Int] -> Sh Int
+runSimYosys :: Yosys -> ModDecl -> [ByteString] -> Sh Int
runSimYosys sim ver tb = return 0
runSynthYosys :: Yosys -> ModDecl -> FilePath -> Sh ()