diff options
| author | Yann Herklotz <git@ymhg.org> | 2019-04-23 13:33:52 +0100 |
|---|---|---|
| committer | Yann Herklotz <git@ymhg.org> | 2019-04-23 13:33:52 +0100 |
| commit | 78e70ea4382af2ab093facda0657b7bd3fa2ff01 (patch) | |
| tree | 6e87fc85d3365a87c0437c73ab5524434b0e0043 /src/VeriFuzz/Sim/Vivado.hs | |
| parent | 19955b197a0a70d626c2e3c27dc91aabcb8b3e6a (diff) | |
| download | verismith-78e70ea4382af2ab093facda0657b7bd3fa2ff01.tar.gz verismith-78e70ea4382af2ab093facda0657b7bd3fa2ff01.zip | |
Formatting files and add result type to front end
Diffstat (limited to 'src/VeriFuzz/Sim/Vivado.hs')
| -rw-r--r-- | src/VeriFuzz/Sim/Vivado.hs | 3 |
1 files changed, 2 insertions, 1 deletions
diff --git a/src/VeriFuzz/Sim/Vivado.hs b/src/VeriFuzz/Sim/Vivado.hs index d213a12..6ede8b5 100644 --- a/src/VeriFuzz/Sim/Vivado.hs +++ b/src/VeriFuzz/Sim/Vivado.hs @@ -47,7 +47,8 @@ runSynthVivado :: Vivado -> SourceInfo -> ResultSh () runSynthVivado sim (SourceInfo top src) = do dir <- liftSh pwd liftSh $ do - writefile vivadoTcl . vivadoSynthConfig top . toTextIgnore $ synthOutput sim + writefile vivadoTcl . vivadoSynthConfig top . toTextIgnore $ synthOutput + sim writefile "rtl.v" $ genSource src run_ "sed" ["s/^module/(* use_dsp48=\"no\" *) module/;", "-i", "rtl.v"] echoP "Vivado: run" |