aboutsummaryrefslogtreecommitdiffstats
path: root/src/VeriFuzz/Verilog.hs
diff options
context:
space:
mode:
authorYann Herklotz <git@ymhg.org>2019-04-08 21:24:39 +0100
committerYann Herklotz <git@ymhg.org>2019-04-08 21:24:39 +0100
commit7653f8fd33162b8b166a12e125c988663ec2fe79 (patch)
tree46c0e848e9d4e2a1b6ae08f26f9854d11fea9de0 /src/VeriFuzz/Verilog.hs
parent4b5401ef3400413be0559dfa17718611822fc4c6 (diff)
downloadverismith-7653f8fd33162b8b166a12e125c988663ec2fe79.tar.gz
verismith-7653f8fd33162b8b166a12e125c988663ec2fe79.zip
Create Arbitrary module
Diffstat (limited to 'src/VeriFuzz/Verilog.hs')
-rw-r--r--src/VeriFuzz/Verilog.hs3
1 files changed, 2 insertions, 1 deletions
diff --git a/src/VeriFuzz/Verilog.hs b/src/VeriFuzz/Verilog.hs
index fdf2ac0..e6f8c54 100644
--- a/src/VeriFuzz/Verilog.hs
+++ b/src/VeriFuzz/Verilog.hs
@@ -69,7 +69,6 @@ module VeriFuzz.Verilog
, exprFunc
, exprBody
, exprStr
- , exprWithContext
, traverseExpr
, ConstExpr(..)
, constNum
@@ -122,9 +121,11 @@ module VeriFuzz.Verilog
, Arb
, arb
, genPositive
+ , exprWithContext
)
where
+import VeriFuzz.Verilog.Arbitrary
import VeriFuzz.Verilog.AST
import VeriFuzz.Verilog.CodeGen
import VeriFuzz.Verilog.Gen