aboutsummaryrefslogtreecommitdiffstats
path: root/src/VeriFuzz/Verilog/CodeGen.hs
diff options
context:
space:
mode:
authorYann Herklotz <git@yannherklotz.com>2019-05-21 20:51:20 +0100
committerYann Herklotz <git@yannherklotz.com>2019-05-21 20:58:20 +0100
commite8915d759c1f6da2a1f3e8328708f40c2d203022 (patch)
tree2773d6ccdb527e133df909d5f35474a80301e2d0 /src/VeriFuzz/Verilog/CodeGen.hs
parente2cb5d2cfe050ff45fba823c88a5fa45d3fb556e (diff)
downloadverismith-e8915d759c1f6da2a1f3e8328708f40c2d203022.tar.gz
verismith-e8915d759c1f6da2a1f3e8328708f40c2d203022.zip
Add necessary exports to AST and CodeGen
Diffstat (limited to 'src/VeriFuzz/Verilog/CodeGen.hs')
-rw-r--r--src/VeriFuzz/Verilog/CodeGen.hs2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/VeriFuzz/Verilog/CodeGen.hs b/src/VeriFuzz/Verilog/CodeGen.hs
index a0ec0cc..6ef1959 100644
--- a/src/VeriFuzz/Verilog/CodeGen.hs
+++ b/src/VeriFuzz/Verilog/CodeGen.hs
@@ -17,7 +17,7 @@ This module generates the code from the Verilog AST defined in
module VeriFuzz.Verilog.CodeGen
( -- * Code Generation
GenVerilog(..)
- , genSource
+ , Source(..)
, render
)
where