aboutsummaryrefslogtreecommitdiffstats
path: root/src/VeriFuzz/Verilog/Helpers.hs
diff options
context:
space:
mode:
authorYann Herklotz <ymherklotz@gmail.com>2019-01-10 18:56:58 +0000
committerYann Herklotz <ymherklotz@gmail.com>2019-01-10 18:57:18 +0000
commit983669aa390c4cc1aaf6e4bee914d1a7de9a58e4 (patch)
treee02cd385806eb6d234858c94a83870f49a30e584 /src/VeriFuzz/Verilog/Helpers.hs
parent23800af41dc2b6c4e430c143024d9ec5804f2c08 (diff)
downloadverismith-983669aa390c4cc1aaf6e4bee914d1a7de9a58e4.tar.gz
verismith-983669aa390c4cc1aaf6e4bee914d1a7de9a58e4.zip
Fix all the warnings
Diffstat (limited to 'src/VeriFuzz/Verilog/Helpers.hs')
-rw-r--r--src/VeriFuzz/Verilog/Helpers.hs3
1 files changed, 1 insertions, 2 deletions
diff --git a/src/VeriFuzz/Verilog/Helpers.hs b/src/VeriFuzz/Verilog/Helpers.hs
index 90a5de4..554b8ba 100644
--- a/src/VeriFuzz/Verilog/Helpers.hs
+++ b/src/VeriFuzz/Verilog/Helpers.hs
@@ -14,7 +14,6 @@ module VeriFuzz.Verilog.Helpers where
import Control.Lens
import Data.Text (Text)
-import qualified Data.Text
import VeriFuzz.Verilog.AST
regDecl :: Identifier -> ModItem
@@ -69,4 +68,4 @@ defaultPort :: Identifier -> Port
defaultPort = Port Wire 1
portToExpr :: Port -> Expr
-portToExpr (Port _ _ id) = Id id
+portToExpr (Port _ _ i) = Id i