diff options
-rw-r--r-- | examples/simple.v (renamed from test/simple.v) | 0 |
1 files changed, 0 insertions, 0 deletions
diff --git a/test/simple.v b/examples/simple.v index 5198d3d..5198d3d 100644 --- a/test/simple.v +++ b/examples/simple.v |
index : verismith | ||
Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog. |
aboutsummaryrefslogtreecommitdiffstats |
-rw-r--r-- | examples/simple.v (renamed from test/simple.v) | 0 |
diff --git a/test/simple.v b/examples/simple.v index 5198d3d..5198d3d 100644 --- a/test/simple.v +++ b/examples/simple.v |