aboutsummaryrefslogtreecommitdiffstats
path: root/src/VeriFuzz/Sim/Yosys.hs
diff options
context:
space:
mode:
Diffstat (limited to 'src/VeriFuzz/Sim/Yosys.hs')
-rw-r--r--src/VeriFuzz/Sim/Yosys.hs5
1 files changed, 4 insertions, 1 deletions
diff --git a/src/VeriFuzz/Sim/Yosys.hs b/src/VeriFuzz/Sim/Yosys.hs
index 3e1754a..17f52df 100644
--- a/src/VeriFuzz/Sim/Yosys.hs
+++ b/src/VeriFuzz/Sim/Yosys.hs
@@ -32,7 +32,7 @@ import VeriFuzz.Verilog.CodeGen
import VeriFuzz.Verilog.Mutate
newtype Yosys = Yosys { yosysPath :: FilePath }
- deriving (Eq, Show)
+ deriving (Eq)
instance Tool Yosys where
toText _ = "yosys"
@@ -40,6 +40,9 @@ instance Tool Yosys where
instance Synthesiser Yosys where
runSynth = runSynthYosys
+instance Show Yosys where
+ show _ = "yosys"
+
defaultYosys :: Yosys
defaultYosys = Yosys "yosys"