| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Downgrading ghc | Yann Herklotz | 2018-12-29 | 1 | -2/+2 |
| * | Add travis.yml file | Yann Herklotz | 2018-12-29 | 1 | -0/+24 |
 |
index : verismith | |
| Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog. |
| aboutsummaryrefslogtreecommitdiffstats |
path: root/.travis.yml