aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
...
* Fix setup script for new awsYann Herklotz2019-05-121-3/+10
|
* Add randomisation of config file with --randomiseYann Herklotz2019-05-122-6/+58
|
* Remove warningsYann Herklotz2019-05-121-118/+119
|
* Add more dependencies to build Yosys on EC2Yann Herklotz2019-05-123-12/+8
|
* Add defaultMainYann Herklotz2019-05-122-245/+245
|
* Add Quote.hsYann Herklotz2019-05-121-0/+49
|
* Add working statement reductionYann Herklotz2019-05-122-30/+145
|
* Implement module item reduction properlyYann Herklotz2019-05-114-12/+24
|
* Fix warnings for CIYann Herklotz2019-05-112-5/+4
|
* Add reduction unit testsYann Herklotz2019-05-111-0/+2
|
* Add Plate instance to StatementYann Herklotz2019-05-111-0/+6
|
* Add Mutation class in Mutate.hsYann Herklotz2019-05-111-1/+99
|
* Add Quote export to main moduleYann Herklotz2019-05-111-0/+3
|
* Add new reduction techniquesYann Herklotz2019-05-112-153/+232
|
* Fixed parser to parse all the generated verilogYann Herklotz2019-05-103-29/+129
|
* Add always and initial blocks to parserYann Herklotz2019-05-103-8/+157
|
* Fix some of the doctests in Mutate.hsYann Herklotz2019-05-101-5/+5
|
* Add constant expression to expression conversion and vice versaYann Herklotz2019-05-102-0/+23
|
* Fix but remove the doctests for nowYann Herklotz2019-05-102-36/+38
| | | | | They were not working well with the current printing method. I have to find a way to remove the spaces from the output.
* Add parser and reducer testsYann Herklotz2019-05-092-0/+106
|
* Add new pretty printer with indentationYann Herklotz2019-05-099-219/+191
|
* Add reduction strategy for modulesYann Herklotz2019-05-095-16/+166
|
* Add NFData to force evaluation of config fileYann Herklotz2019-05-0910-167/+102
|
* Upgrade stack LTS versionYann Herklotz2019-05-091-3/+3
|
* Add supported simulators to readmeYann Herklotz2019-05-091-0/+2
|
* Fix unusable UNPACKYann Herklotz2019-05-091-1/+1
|
* Add combinational and sequential logic supportYann Herklotz2019-05-093-97/+55
|
* Only show the seedYann Herklotz2019-05-071-3/+1
|
* Add configuration options for all simulatorsYann Herklotz2019-05-077-66/+213
|
* Add description field to YosysYann Herklotz2019-05-073-14/+13
|
* Use abc for verificationYann Herklotz2019-05-073-8/+6
|
* Create better command line outputYann Herklotz2019-05-073-9/+16
|
* Rename some functions to use nicer namesYann Herklotz2019-05-0710-55/+62
|
* Add support for multiple modulesYann Herklotz2019-05-074-11/+41
| | | | | | | Had to manually change module names, as Yosys does not change the module name at instantiation. This is done using sed.
* Fix a warning in cells_cyclone_v.vYann Herklotz2019-05-061-241/+241
|
* Fix bug in Config.hsYann Herklotz2019-05-061-6/+6
|
* Replace by the unisims modelYann Herklotz2019-05-061-13/+7
|
* [Fix #49] Add LDPE cell to xilinxYann Herklotz2019-05-061-24/+39
|
* Support multiple reg assigns in if statementsYann Herklotz2019-05-0610-82/+110
|
* Modify generation of statements to create more interesting onesYann Herklotz2019-05-051-16/+35
|
* Format with brittanyYann Herklotz2019-05-057-58/+91
|
* Write config file with seed to the fuzz directoryYann Herklotz2019-05-052-18/+21
|
* Add seeds for reproducible runsYann Herklotz2019-05-055-46/+85
|
* Add more reduction to testsYann Herklotz2019-04-291-2/+10
|
* Add random bit selection for wiresYann Herklotz2019-04-266-44/+89
| | | | This has not been tested fully yet
* Add --num command line optionYann Herklotz2019-04-251-2/+11
|
* Add time and date by defaultYann Herklotz2019-04-242-7/+20
|
* Add documentation to Config.hsYann Herklotz2019-04-232-18/+130
|
* Fix cells_xilinx_7.v LD and FD modulesYann Herklotz2019-04-231-17/+0
|
* Fix some errors in the templatesYann Herklotz2019-04-232-0/+53
|