verismith - Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.

	Commit message (Collapse)	Author	Age	Files	Lines
*	Better format for the Verilog file	Yann Herklotz	2018-11-16	1	-6/+6
\|
*	Add style to the files	Yann Herklotz	2018-11-14	7	-26/+25
\|
*	Add testbench to the end	Yann Herklotz	2018-11-09	1	-1/+1
\|
*	Generate some Verilog code from graph	Yann Herklotz	2018-11-09	2	-9/+38
\|
*	Random generation of DAG	Yann Herklotz	2018-11-09	4	-34/+46
\|
*	Improve cabal module	Yann Herklotz	2018-11-09	1	-1/+19
\|
*	Add main module	Yann Herklotz	2018-11-09	1	-0/+13
\|
*	Add initial module files	Yann Herklotz	2018-11-09	3	-0/+22
\|
*	Removing report	Yann Herklotz	2018-11-08	2	-153/+0
\|
*	Rename folder to examples	Yann Herklotz	2018-11-08	1	-0/+0
\|
*	Add simple verilog AND gate	Yann Herklotz	2018-11-07	2	-1/+24
\|
*	Generate random undirected graph	Yann Herklotz	2018-11-05	3	-30/+25
\|
*	Add references	Yann Herklotz	2018-11-05	2	-0/+153
\|
*	Simple visualization	Yann Herklotz	2018-10-29	1	-18/+7
\|
*	Add case to make it more readable	Yann Herklotz	2018-10-29	1	-5/+10
\|
*	Partial tree visualization	Yann Herklotz	2018-10-29	1	-1/+2
\|
*	Broken change rendering the graph	Yann Herklotz	2018-10-29	2	-2/+19
\|
*	Random generation of trees	Yann Herklotz	2018-10-28	1	-8/+18
\|
*	Initial commit	Yann Herklotz	2018-10-28	5	-0/+85
\|
*	Initial commit	Yann Herklotz	2018-10-23	1	-0/+2