aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* Add more examples to config fileYann Herklotz Grave2019-03-161-1/+2
* Add scriptsYann Herklotz Grave2019-03-161-0/+20
* Add more options to main appYann Herklotz Grave2019-03-072-16/+24
* Fix buildYann Herklotz Grave2019-03-071-11/+0
* Add proper register generationYann Herklotz Grave2019-03-072-15/+17
* Fix build errors and simplify namesYann Herklotz Grave2019-03-061-33/+42
* Add last bug that was foundYann Herklotz Grave2019-03-062-0/+210
* Add always blocks to the main generationYann Herklotz Grave2019-03-061-7/+44
* Add more probabilities to configYann Herklotz Grave2019-03-063-26/+33
* Rename Stmnt to StatementYann Herklotz Grave2019-03-063-37/+37
* Hlint suggestionsYann Herklotz Grave2019-03-061-4/+4
* Fix positive arbitrary generationYann Herklotz Grave2019-03-061-1/+1
* Add more configuration optionsYann Herklotz Grave2019-03-062-7/+57
* Add example config fileYann Herklotz Grave2019-03-041-0/+4
* Run formatting on Config.hsYann Herklotz Grave2019-03-041-6/+12
* Create procedural generation for VerilogYann Herklotz Grave2019-03-041-12/+3
* Add toml configuration support for probabilitiesYann Herklotz Grave2019-03-042-0/+59
* Clean importsYann Herklotz Grave2019-03-041-1/+2
* Fix all the warnings and fix buildingYann Herklotz Grave2019-03-031-10/+15
* Add transformers and procedural generationYann Herklotz Grave2019-03-035-25/+102
* Add more bugsYann Herklotz Grave2019-03-034-0/+420
* Add data to .gitattributesYann Herklotz Grave2019-03-031-0/+1
* Add .gitAttributesYann Herklotz Grave2019-03-032-1/+2
* Add found bugsYann Herklotz Grave2019-03-039-0/+847
* Add applicative instance and Expr reductionYann Herklotz Grave2019-03-021-20/+48
* Some formattingYann Herklotz Grave2019-03-011-4/+4
* Remove warn in cabalYann Herklotz Grave2019-03-011-1/+1
* Add better reduction with custom typeYann Herklotz Grave2019-03-011-48/+73
* Add lens to access main module in SourceInfoYann Herklotz Grave2019-03-013-7/+23
* Lint fixYann Herklotz Grave2019-03-011-1/+1
* [Fix #35] Add reducer that tries and reduce Verilog given a runYann Herklotz Grave2019-03-011-24/+94
* [Fix #38] Fix parser to correctly identify input and output portsYann Herklotz Grave2019-03-011-2/+13
* Add general function to mutationsYann Herklotz Grave2019-03-011-1/+7
* [Fix #37] Fix types in the simulator with more general functionsYann Herklotz Grave2019-03-013-55/+63
* Add missing modules to cabalYann Herklotz Grave2019-03-011-9/+9
* Add missing modules to Internal moduleYann Herklotz Grave2019-03-011-1/+3
* Add Simulation and Synthesis environmentsYann Herklotz Grave2019-03-011-12/+31
* Fix indentationYann Herklotz Grave2019-03-011-19/+22
* Fix warnings in ASTGen and make it more generalYann Herklotz Grave2019-03-011-11/+9
* [Fix #34, Fix #36] Add Ord instance to ASTYann Herklotz Grave2019-03-011-49/+60
* Fixing exports and imports in main libraryYann Herklotz Grave2019-03-011-13/+29
* Add option to reduce file to MainYann Herklotz Grave2019-03-011-2/+39
* Applying stylish-haskellYann Herklotz Grave2019-03-012-15/+13
* Moving general simulator options into InternalYann Herklotz Grave2019-03-013-150/+173
* Add documentation to main VeriFuzz moduleYann Herklotz Grave2019-02-261-0/+11
* Add Ord to AST and fix reduction functionYann Herklotz Grave2019-02-262-24/+26
* Add failed tests to gitignoreYann Herklotz Grave2019-02-261-1/+2
* Add recursive reduce callYann Herklotz Grave2019-02-252-6/+35
* Reformat using brittanyYann Herklotz Grave2019-02-2517-109/+238
* Remove hlint.yamlYann Herklotz Grave2019-02-251-60/+0