aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* Add style to the filesYann Herklotz2018-11-147-26/+25
* Add testbench to the endYann Herklotz2018-11-091-1/+1
* Generate some Verilog code from graphYann Herklotz2018-11-092-9/+38
* Random generation of DAGYann Herklotz2018-11-094-34/+46
* Improve cabal moduleYann Herklotz2018-11-091-1/+19
* Add main moduleYann Herklotz2018-11-091-0/+13
* Add initial module filesYann Herklotz2018-11-093-0/+22
* Removing reportYann Herklotz2018-11-082-153/+0
* Rename folder to examplesYann Herklotz2018-11-081-0/+0
* Add simple verilog AND gateYann Herklotz2018-11-072-1/+24
* Generate random undirected graphYann Herklotz2018-11-053-30/+25
* Add referencesYann Herklotz2018-11-052-0/+153
* Simple visualizationYann Herklotz2018-10-291-18/+7
* Add case to make it more readableYann Herklotz2018-10-291-5/+10
* Partial tree visualizationYann Herklotz2018-10-291-1/+2
* Broken change rendering the graphYann Herklotz2018-10-292-2/+19
* Random generation of treesYann Herklotz2018-10-281-8/+18
* Initial commitYann Herklotz2018-10-285-0/+85
* Initial commitYann Herklotz2018-10-231-0/+2