| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Fix some errors in the templates | Yann Herklotz | 2019-04-23 | 1 | -0/+52 |
| | | |||||
| * | Add more primitives to data/ | Yann Herklotz | 2019-04-06 | 1 | -0/+64 |
| | | |||||
| * | Add missing modules when using always blocks | Yann Herklotz | 2019-04-03 | 1 | -75/+95 |
| | | |||||
| * | Add data folder with extra modules | Yann Herklotz | 2019-01-19 | 1 | -0/+128 |
| These modules are required for comparing modules that are generated by synthesising in different simulators, as they will each synthesise to specific hardware with assumptions on what is available | |||||
 |
index : verismith | |
| Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog. |
| aboutsummaryrefslogtreecommitdiffstats |