verismith - Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.

	Commit message (Collapse)	Author	Age	Files	Lines
*	Restructure and add tests	Yann Herklotz	2018-11-30	1	-19/+0
\|
*	Basic generation with errors	Yann Herklotz	2018-11-16	1	-1/+1
\|
*	Add style to the files	Yann Herklotz	2018-11-14	1	-10/+8
\|
*	Generate some Verilog code from graph	Yann Herklotz	2018-11-09	1	-9/+6
\|
*	Random generation of DAG	Yann Herklotz	2018-11-09	1	-18/+4
\|
*	Add simple verilog AND gate	Yann Herklotz	2018-11-07	1	-1/+1
\|
*	Generate random undirected graph	Yann Herklotz	2018-11-05	1	-29/+20
\|
*	Simple visualization	Yann Herklotz	2018-10-29	1	-18/+7
\|
*	Add case to make it more readable	Yann Herklotz	2018-10-29	1	-5/+10
\|
*	Partial tree visualization	Yann Herklotz	2018-10-29	1	-1/+2
\|
*	Broken change rendering the graph	Yann Herklotz	2018-10-29	1	-2/+16
\|
*	Random generation of trees	Yann Herklotz	2018-10-28	1	-8/+18
\|
*	Initial commit	Yann Herklotz	2018-10-28	1	-0/+28