| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | [Fix #17] Add size to ports | Yann Herklotz | 2018-12-31 | 1 | -2/+2 |
| * | Add doctest test | Yann Herklotz | 2018-12-31 | 1 | -0/+8 |
| * | [Fix #13, Fix #15] Fix type errors and add inst functions | Yann Herklotz | 2018-12-30 | 1 | -8/+11 |
| * | [Fix #14] Add size to Port type | Yann Herklotz | 2018-12-30 | 1 | -0/+5 |
| * | Changes to the API | Yann Herklotz | 2018-12-29 | 1 | -1/+5 |
| * | Fix documentation and copyright | Yann Herklotz | 2018-12-28 | 1 | -3/+3 |
| * | Move verilog files into specific module | Yann Herklotz | 2018-12-28 | 1 | -0/+80 |
 |
index : verismith | |
| Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog. |
| aboutsummaryrefslogtreecommitdiffstats |