| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | [Fix #1] Fix the negative number generation | Yann Herklotz | 2018-12-04 | 2 | -2/+5 |
| * | [Fix #8] Add Circuit newtype | Yann Herklotz | 2018-12-02 | 1 | -0/+3 |
| * | Fix typo | Yann Herklotz | 2018-12-01 | 1 | -1/+1 |
| * | Add newline after module declaration | Yann Herklotz | 2018-12-01 | 1 | -1/+1 |
| * | Fix the code generation | Yann Herklotz | 2018-12-01 | 1 | -1/+13 |
| * | Add all arbitrary instances and fix identifier | Yann Herklotz | 2018-12-01 | 1 | -15/+65 |
| * | Add more code to the shared code | Yann Herklotz | 2018-12-01 | 2 | -15/+15 |
| * | Add modport helper function | Yann Herklotz | 2018-12-01 | 1 | -0/+3 |
| * | Add more code generation for expressions | Yann Herklotz | 2018-12-01 | 1 | -0/+40 |
| * | Add missing modules to main library | Yann Herklotz | 2018-12-01 | 1 | -0/+2 |
| * | Add internal shared module | Yann Herklotz | 2018-12-01 | 1 | -0/+4 |
| * | Move generation to new location | Yann Herklotz | 2018-12-01 | 2 | -59/+79 |
| * | [lint] Remove unnecessary '$' | Yann Herklotz | 2018-12-01 | 1 | -1/+1 |
| * | Fix data types and apply more hlint suggestions | Yann Herklotz | 2018-12-01 | 1 | -8/+6 |
| * | Add helper methods | Yann Herklotz | 2018-12-01 | 1 | -6/+15 |
| * | Add assignment to ModuleItem | Yann Herklotz | 2018-11-30 | 1 | -3/+2 |
| * | Add more types | Yann Herklotz | 2018-11-30 | 1 | -12/+25 |
| * | Fix type issue in main | Yann Herklotz | 2018-11-30 | 1 | -5/+10 |
| * | Add lens library and extend types for AST | Yann Herklotz | 2018-11-30 | 1 | -5/+65 |
| * | Add AST to the exported modules | Yann Herklotz | 2018-11-30 | 1 | -0/+3 |
| * | Add some simplifications (map -> fmap) | Yann Herklotz | 2018-11-29 | 1 | -5/+6 |
| * | Add Verilog AST | Yann Herklotz | 2018-11-29 | 1 | -0/+13 |
| * | Improve generation | Yann Herklotz | 2018-11-16 | 1 | -15/+15 |
| * | Basic generation with errors | Yann Herklotz | 2018-11-16 | 2 | -5/+23 |
| * | Remove Nor and Nand from types | Yann Herklotz | 2018-11-16 | 1 | -4/+2 |
| * | Format and remove unnecessary declarations | Yann Herklotz | 2018-11-16 | 1 | -6/+3 |
| * | Add statements to the Verilog module | Yann Herklotz | 2018-11-16 | 1 | -12/+24 |
| * | Add style to the files | Yann Herklotz | 2018-11-14 | 4 | -14/+15 |
| * | Add testbench to the end | Yann Herklotz | 2018-11-09 | 1 | -1/+1 |
| * | Generate some Verilog code from graph | Yann Herklotz | 2018-11-09 | 1 | -0/+32 |
| * | Random generation of DAG | Yann Herklotz | 2018-11-09 | 3 | -16/+42 |
| * | Add main module | Yann Herklotz | 2018-11-09 | 1 | -0/+13 |
| * | Add initial module files | Yann Herklotz | 2018-11-09 | 3 | -0/+22 |
 |
index : verismith | |
| Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog. |
| aboutsummaryrefslogtreecommitdiffstats |