Commit message (Collapse) | Author | Age | Files | Lines | ||
---|---|---|---|---|---|---|
... | ||||||
* | Add lens library and extend types for AST | Yann Herklotz | 2018-11-30 | 1 | -5/+65 | |
| | ||||||
* | Add AST to the exported modules | Yann Herklotz | 2018-11-30 | 1 | -0/+3 | |
| | ||||||
* | Add some simplifications (map -> fmap) | Yann Herklotz | 2018-11-29 | 1 | -5/+6 | |
| | ||||||
* | Add Verilog AST | Yann Herklotz | 2018-11-29 | 1 | -0/+13 | |
| | ||||||
* | Improve generation | Yann Herklotz | 2018-11-16 | 1 | -15/+15 | |
| | ||||||
* | Basic generation with errors | Yann Herklotz | 2018-11-16 | 2 | -5/+23 | |
| | ||||||
* | Remove Nor and Nand from types | Yann Herklotz | 2018-11-16 | 1 | -4/+2 | |
| | | | | Should add Not to the list, as that will emulate those fine. | |||||
* | Format and remove unnecessary declarations | Yann Herklotz | 2018-11-16 | 1 | -6/+3 | |
| | ||||||
* | Add statements to the Verilog module | Yann Herklotz | 2018-11-16 | 1 | -12/+24 | |
| | ||||||
* | Add style to the files | Yann Herklotz | 2018-11-14 | 4 | -14/+15 | |
| | ||||||
* | Add testbench to the end | Yann Herklotz | 2018-11-09 | 1 | -1/+1 | |
| | ||||||
* | Generate some Verilog code from graph | Yann Herklotz | 2018-11-09 | 1 | -0/+32 | |
| | ||||||
* | Random generation of DAG | Yann Herklotz | 2018-11-09 | 3 | -16/+42 | |
| | ||||||
* | Add main module | Yann Herklotz | 2018-11-09 | 1 | -0/+13 | |
| | ||||||
* | Add initial module files | Yann Herklotz | 2018-11-09 | 3 | -0/+22 | |