| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Renaming to VeriSmith | Yann Herklotz | 2019-09-04 | 1 | -623/+0 |
| | | |||||
| * | Change name from VeriFuzz to VeriSmith | Yann Herklotz | 2019-08-29 | 1 | -9/+9 |
| | | |||||
| * | Add a benchmark | Yann Herklotz | 2019-07-27 | 1 | -15/+97 |
| | | |||||
| * | Move Gen.hs to Generate.hs | Yann Herklotz | 2019-07-26 | 1 | -0/+541 |
 |
index : verismith | |
| Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog. |
| aboutsummaryrefslogtreecommitdiffstats |