aboutsummaryrefslogtreecommitdiffstats
path: root/src/VeriFuzz/Reduce.hs
Commit message (Collapse)AuthorAgeFilesLines
* Add new maintainer emailYann Herklotz2019-07-231-16/+12
|
* Format filesYann Herklotz2019-06-291-11/+15
|
* Format all filesYann Herklotz2019-06-051-29/+27
|
* Add check for quicker reductionYann Herklotz2019-06-021-17/+19
|
* Fix reduction for statementsYann Herklotz2019-05-251-12/+14
|
* Add synthesis fails to fuzzerYann Herklotz2019-05-251-0/+1
|
* Add reducesynthesis functionYann Herklotz2019-05-251-0/+13
|
* No expression reductionYann Herklotz2019-05-241-1/+1
|
* Fix used wire check for clkYann Herklotz2019-05-241-13/+22
|
* Reduction throws away path if it finds a passing oneYann Herklotz2019-05-241-19/+16
|
* Change simple graph check to acyclic checkYann Herklotz2019-05-191-6/+8
|
* Add ability to clean up verilog fileYann Herklotz2019-05-151-3/+115
|
* Add cleaning on all modulesYann Herklotz2019-05-141-17/+24
|
* Add reduction for multiple modulesYann Herklotz2019-05-141-29/+72
|
* Format with brittanyYann Herklotz2019-05-131-107/+108
|
* Add optimisation to check if at bottomYann Herklotz2019-05-131-17/+40
|
* Add reduction to fuzz runYann Herklotz2019-05-131-1/+1
|
* Inverse case statementYann Herklotz2019-05-131-3/+3
|
* Add reducer function for two arbitrary SynthesiserYann Herklotz2019-05-131-4/+13
|
* Add NonEmpty to testsYann Herklotz2019-05-131-2/+1
|
* Add reduction for the commandlineYann Herklotz2019-05-131-29/+84
|
* Add working statement reductionYann Herklotz2019-05-121-30/+60
|
* Implement module item reduction properlyYann Herklotz2019-05-111-5/+10
|
* Fix warnings for CIYann Herklotz2019-05-111-3/+3
|
* Add new reduction techniquesYann Herklotz2019-05-111-121/+93
|
* Fix but remove the doctests for nowYann Herklotz2019-05-101-25/+25
| | | | | They were not working well with the current printing method. I have to find a way to remove the spaces from the output.
* Add reduction strategy for modulesYann Herklotz2019-05-091-11/+156
|
* Add combinational and sequential logic supportYann Herklotz2019-05-091-3/+15
|
* Support multiple reg assigns in if statementsYann Herklotz2019-05-061-6/+6
|
* Format with brittanyYann Herklotz2019-05-051-3/+3
|
* Add more reduction to testsYann Herklotz2019-04-291-2/+10
|
* Move Reduce fileYann Herklotz2019-04-171-0/+164
|
* Large refactor with passing testsYann Herklotz2019-04-021-176/+0
|
* Change license nameYann Herklotz2019-03-301-1/+1
|
* Add transformers and procedural generationYann Herklotz Grave2019-03-031-12/+12
|
* Add .gitAttributesYann Herklotz Grave2019-03-031-1/+1
|
* Add applicative instance and Expr reductionYann Herklotz Grave2019-03-021-20/+48
|
* Some formattingYann Herklotz Grave2019-03-011-4/+4
|
* Add better reduction with custom typeYann Herklotz Grave2019-03-011-48/+73
|
* [Fix #35] Add reducer that tries and reduce Verilog given a runYann Herklotz Grave2019-03-011-24/+94
|
* Add Ord to AST and fix reduction functionYann Herklotz Grave2019-02-261-2/+4
|
* Add recursive reduce callYann Herklotz Grave2019-02-251-6/+31
|
* Reformat using brittanyYann Herklotz Grave2019-02-251-1/+2
|
* Brittany formattingYann Herklotz Grave2019-02-171-5/+2
|
* Fix reduce buildYann Herklotz Grave2019-02-111-2/+1
|
* Fix reducerYann Herklotz Grave2019-02-111-1/+1
|
* Add Reduce which will contain the test reductionYann Herklotz2019-02-081-0/+29