| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Use abc for verification | Yann Herklotz | 2019-05-07 | 1 | -3/+3 |
| * | Rename some functions to use nicer names | Yann Herklotz | 2019-05-07 | 1 | -9/+9 |
| * | Add support for multiple modules | Yann Herklotz | 2019-05-07 | 1 | -2/+3 |
| * | Formatting files and add result type to front end | Yann Herklotz | 2019-04-23 | 1 | -2/+1 |
| * | Add output information to Type | Yann Herklotz | 2019-04-18 | 1 | -11/+10 |
| * | Add output path to each simulator | Yann Herklotz | 2019-04-18 | 1 | -4/+6 |
| * | Add Show instances to simulators | Yann Herklotz | 2019-04-17 | 1 | -1/+4 |
| * | Fix other type errors and replace with Result type | Yann Herklotz | 2019-04-17 | 1 | -24/+33 |
| * | Move declaration of SourceInfo | Yann Herklotz | 2019-04-15 | 1 | -0/+1 |
| * | Rename Synthesisor -> Synthesiser | Yann Herklotz | 2019-04-15 | 1 | -4/+4 |
| * | Fix to the logger | Yann Herklotz | 2019-04-03 | 1 | -2/+2 |
| * | Large refactor with passing tests | Yann Herklotz | 2019-04-02 | 1 | -0/+106 |
 |
index : verismith | |
| Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog. |
| aboutsummaryrefslogtreecommitdiffstats |